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! SECTION I
1. INTRODUCT I ON
This report contains a description of the design, performance,
manufacturing and background information derived in the develop-
ment of the Engineering Model Integrated Circuit Up-Data Link
for NASA Manned Spacecraft Center, Houston, Texas under NASA
Contract NAS 9-3458.
Delivery of the Integrated Circuit Up-Data Link and an
accompanying adapter drawer from Motorola to NASA/MSC was made
on July 12, 1965. The adapter drawer permits UDL operation with
existing Apollo UDL Test Equipment.
The Integrated Circuit UDL consists of a Sub-Bit Detector, an
I/C Decoder, an Interface Assembly, a Voltage Regulator, a mounting
base with internally contained wiring harness, and a cover.
Figure 1-1 illustrates the configuration of the delivered
Integrated Circuit UDL.
1-1
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SECTION II
2. PROGRAM OBJECTIVES
The primary objective of this program was to design and develop
an integrated circuit decoder for the Apollo Up-Data Link system
and to build and test a complete UDL engineering model, less
receiver, incorporating the new decoder. The package form factors
were to be compatible with Apollo Block II packaging as of
November 9, 1964.
2.1 INTEGRATED CIRCUITS
Selection of the appropriate monolithic integrated circuit
family for use in future command links was of significant import-
ance because there is an operational need to reduce equipment
size and at the same time increase reliability and decrease pro-
duction costs. An integrated circuit family which has continuing
usage will provide the maximum opportunity for these improvements.
The Apollo UDL Decoder was an excellent vehicle to test the
selection of an I/C family because it represented a modest, yet
significant, equipment size and its present implementation is
entirely digital in nature. The practical effects on hardware
such as circuit count, interconnection techniques, and system
performance can be directly compared with the discrete component
equivalent, both on a design basis and finally on a finished
hardware basis.
2.2 APOLLO BLOCK II PACKAGING
The UDL equipment was to be packaged in a form factor com-
patible with the Apollo Block II electronic equipment compartment.
This constrained the packaging investigations to techniques most
applicable to manned space applications.
2.3 FABRICATION OF THE ENGINEERING MODEL
The fabrication of an integrated circuit decoder provided a
live evaluation of integrated circuit package techniques for high
2-1
density equipment. Because dimensions are greatly diminished with
I/C hardware, unforeseen problems could occur. Interconnections
must be well controlled. Interface with discrete input and output
functions had to be examined. The packaging of the complete
engineering model provided further insight into possibie problem
areas. Finally, compatibility testing of both an electrical and
mechanical nature permitted evaluation of possible weak areas
caused by the incorporation of integrated circuits in an existing
system.
2.4 SPECIAL TASKS
Reliability, parts procurement, and fabrication process control
required to produce high reliability spare hardware for manned
vehicles using discrete circultry have been thoroughly evaluated
on the Gemini and Apollo programs. The use of integrated circuits
adds a new dimension to the requirements, in that long parts
histories and fabrication techniques must be re-examined for
applicability to I/C hardware. Rather than delay the development
of the engineering model while these areas were being evaluated,
a parallel study effort was conducted which should enable future
command systems to change to digital integrated circuits with a
minimum of problems in specification and purchase of upgraded
integrated circuits for installation in well designed, reliable
equipments.
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SECTION III
3. ELECTRICAL DESIGN
I
The primary electrical design objective for the I/C UDL was
to implement all digital functions of the Apollo Decoder with
monolithic integrated circuits. The functional characteristics
of the UDL have been retained, except that the UHF receiver has
been removed. Input option for receiver audio from an external
source as well as S-Band audio has been provided.
A system block diagram for the I/C UDL is shown in Figure 3-1.
The four major subdivisions are the I/C Decoder, Sub-Bit Detector,
Interface, and Vo!tage Regulator. Digital integrated circuits
are used exclusively in the I/C Decoder. The digital portions of
the Sub-Bit Detector and Interface Subassemblies also use mono-
lithic circuits. The remaining portions of these subassemblies
use discrete components packaged in cordwood modules, similar to
those in the Apollo UDL.
An extensive study of the monolithic integrated circuit fami-
lies was conducted prior to design of the separate subassemblies.
Appendix I, TM 3030-2, describes this evaluation. The selected
family is the 930 series diode-transistor circuitry (DTL), opera-
ting with a 4-volt supply.
3.1 I/C DECODER
The I/C decoder was designed to satisfy the set of logic func-
tions performed in the Apollo Block I Decoder with maximum utill-
zation of the'integrated circuit family. The boundary between
the I/C Decoder and the output interface circuitry was not em-
phasized on the Apollo Decoder. Accordingly, a separation for
the I/C UDL was made which minimized interconnection between the
two units. Two output functions which could be packaged con-
veniently in I/C module form were included as part of the decoder.
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These were the telemetry interface circuits and the RTC set-reset
drivers. The remaining output functions will be discussed as part
of the interface subassembly.
Figure 3-2 shows a block diagram of the I/C Decoder and the
main signal paths. Each block corresponds to one of the nine
I/C modules used to package the decoder. The characteristics of
the inputs and outputs for the I/C decoder were well defined. To
achieve a reasonable implementation efficiency, the internal logic
was synthesized from these terminal requirements, rather than a
direct translation from the discrete component (25 kc) logic
family to the I/C family.
3.1.1 Flip-F10ps
The most _ significant difference in changing from the 25-kc
family to the I/C family is the flip-flop triggering mode. The
25-kc family flip-flop is transient-triggered on the negative
going transition to the side with low steering. Set and reset
functions are also transient-triggered on the negative-going
transition. Hence, a signal can be held at either low or high
level until triggering is desired. The 930 series flip-flop is
a dual-rank, direct-coupled unit operating from a single-phase
clock. A clock transition from low to high sets the master
stage to the side with high steering. The clock transition back
to the low level transfers from the master to the slave which
drives the output terminals. Set and reset functions are direct-
coupled to the slave flip-flop. A low signal on one of these
lines holds the respective output at the high level; hence both
set and reset lines must be continuously kept at the high level
for triggering operations. A truth table for the two flip-flop
types is shown in Figure 3-3.
The most important effect from the difference in flip-flop
operation is the requirement to keep the d-c set and reset lines
high at all times, except during the operation. With transient
triggering, one edge of a signal can be used to set up data and
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the complement of the same signal can be used on the trigger line.
This would cause a signal race condition on the 945 flip-
flop and must be avoided. Some additional logic circuits are
thus required, but noise immunity is improved.
25-KC Flip/Flop
T - high going to low
S R T TS1 TS2 Q(t = n) Q(t = n + 1)
T
T
T
T
T H H
T L H
T H L
T L L
Qn
Qn
Qn
Qn
Qn
Qn
Qn
Qn
H
L
Not Defined
Not Defined
H
L
SD CD T
945 I/C Flip/Flop
S 1 S 2 C 1 C 2 Q(t = n) Q(t = n + 1)
H
H
H
H
H
H
L
L
H
H
H
H
H
L
H
'L
T
T
T
T
0
D
L - L - Qn
L - H H Qn
H H L - Qn
H H H H Qn
.... Qn
.... Qn
.... Qn
.... Qn
Qn
• L
H
Not Defined
Qn
L
H
Both Q k "_ H
Figure 3-3. Flip-Flop Truth Tables
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3.1.2 Loading Rules
The 930 series DTL family is specified for operation with a
4- to 6-volt power supply range. Fanout is slightly reduced for
both 4-volt and 6-volt operation as compared with 5 volts. For
spaceborne applications, minimum power level is needed; hence,
the reduction in fanout for 4-volt operation is warranted. The
power differential would be
V22
V12
= 25/16 _ 65%
Table III-I gives the loading rules which were used in the I/C
Decoder design for -40°C operation.
TABLE III-l. Loading Rules (Fanout)
930 Gate
932 Buffer
933 Expander
945 Flip Flop
946 Gate
(-55°C) +5 VDC.
Mfgr Rating
FO = 8
FO = 25
FO = --
FO = 10
FO = 8
(-55°C) 4 VDC
Mfgr Rating
FO = 5
FO = 18
FO = --
(Not Available)
FO = 5
(-40°C) 4 VDC
Rating Used
FO = 6
FO = 20
FO = --
FO = 6
FO = 6
The -55°C, 6-vdc rating agrees with those chosen for this system.
The only logic circuits requiring a 6-volt supply are the tele-
metry, computer, and CTE output circuits which are all 930 or
946 gate circuits.
3.1.3 Special Circuits
Two special logic circuits are used in the Apollo decoder, a
50-millisecond monostable multivibrator and a 20-KHz astable
3-6
multivibrator. Each circuit requires one cordwood module. Be-
cause of the high impedance levels in the 25-kc family, all
timing components are a reasonable physical size. The 50-ms
monostable is required to sustain the telemetry verification
outputs after the program has been completed. Hence no signals
are available for stop pulses.
The standard monostable multivibrator for the 930 series I/C
family is useful for pulse widths of a few microseconds. The
timing capacitor is large at 30 microseconds and a polarized
capacitor would be required for 50 milliseconds. The I/C im-
plementation used is a four-stage counter started by the end of
program (EOMR pulse). The counter resets after ten 5-millisecond in-
tervals. This implementation requires less than 1/2 an I/C
module and is not subject to the noise problems of an MSMV.
No standard astable multivibrator exists for the 930 series
I/C _amily. A dual gate can be interconnected with capacitors
but the resulting circuit is sensitive to both supply voltage
and temperature. Further, it has no special provision for
self-starting. A more stable signal source for the 20-kc used
in CTE data transfer has been obtained by using the chopped out-
put from the voltage regulator which operates at 10 kc. A
buffer gate directly drives the logic family.
3.1.4 Decoder Implementation
Implementation of the decoder logic diagram into I/C modules
was accomplished on a functional basis to minimize interconnee-
tions. The final logic design requires 115 FEB's which are
packaged in 9 I/C modules. Expansion capabilities can be accom-
modated by addition of a tenth I/C module. Table III-2 lists
the 9 I/C modules and the FEB complement of each. Logic dia-
grams of each module are included in Appendix 4.
Two printed circuit boards are used for the decoder. The
first holds the bit detector, Register I, Register II/II!, and
L
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TABLE III-2. Decoder Components
Dual Discrete
930 932 933 945 946 2N956 Resistors
Bit Detector 5 0 2 8 1 0 0
Register I 1 2 0 8 1 0 0
Reg II/III 0 0 0 16 0 0 0
RTC Set-Reset 2 0 0 0 0 4 16
Address Decoder 4 1 0 8 2 0 0
Programmer 4 1 0 5 4 0 0
Prog. Control CTR 1 0 1 6 6 0 0
Output Gating 6 0 0 5 3 0 1
Reset Generator 2 1 0 4 1 0 0
Total 25 5 3 60 18 4 17
i
RTC set-reset modules. The second board holds the five remaining
modules. The 30 leads between the two boards are accommodated at
the top of the boards by flexible cabling. Dual 30-pin Hughes
pin-type connectors accommodate 27 outputs from one board and 25
outputs from the other.
3.2 SUB-BIT DETECTOR
The sub-blt detector receives the modulated PSK audio signal
from either an S-band or uhf receiver and provides outputs in
digital form for decoder operation. The implementation used in
the Apollo Block I design will be used directly, except in the
switching from the different inputs (mode switching). A sub-bit
detector block diagram is shown in Figure 3-4.
The Apollo sub-bit detector requires 23 cordwood module spaces
including 7 digital circuit modules, 5 equivalent module spaces
3-8
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for two-phase detector transformers, and II special cordwood
modules. A detector packaged in this manner would require twice
the volume of the I/C decoder. Several design modifications have
been accomplished which allow the detector to be packaged in a
single frame.
3.2.1 Digital Circuits
Digital functions performed by the sub-blt detector include
the following:
(a) Division of the 4-kc voltage controlled oscillator output
to 2 kc and 1 kc for use as phase detector reference
signals.
(b) Sub-bit synchronization
(c) Sample pulses for the integrate and dump and matched
filter amplifier in the data channel
(d) Sub-bit flip-flop storage
The outputs to the I/C decoder can be directly satisfied by
substituting 930 series integrated circuits for the equivalent
25-kc circuits. Interface changes in the vco output, matched
filter amplifier (mfa) output, phase detector driver inputs,
and sample pulses inputs had to be examined to determine whether
design changes or special interface circuits would be required
to change logic families.
3.2.1.1 VCO Output
The vco output has a buffer stage capable of driving a 930
gate. The output high level exceeds +6 v, the breakdown limit
of a 930 input diode. A 15-K resistor to ground will limit the
positive excursion and allow direct interfacing.
3.2.1.2 Matched Filter Amplifier Output
The mfa will be driving the steering S 1 and C 1 terminals of
a 945 flip-flop (2/3 unit load). This load is three times the
steering load of the 25-kc flip-flop. The additional loading
3-10
will somewhat desensitize the mfa differential amplifier by re-
ducing stage gain. Bit error tests run with the breadboard sub-
bit detector and limit voltage conditions showed equal perform-
ance with either flip-flop, so the mfa design was not altered.
A change in the differential amplifier collector resistors from
1500 ohms to 1780 ohms would restore the voltage gain.
3.2.1.3 Phase Detector Driver Inputs
The driver inputs contain a logic level conversion stage from
the 25-kc logic family to a 28-volt swing suitable for driving
the phase detectors. To minimize loading, these stages use 1
per cent resistors throughout. The 945 I/C flip-flop provides
drive capability for heavier loading, but only a 4-volt OFF
voltage as opposed to 6 volts in the 25-kc family. The drivers
were redesigned using 5 per cent resistors and heavier loading
to reduce size and OFF voltage requirements. The revised phase
detector drivers use the dual 2N956 in a flat package which is
used in the I/C decoder. Accordingly, both drivers have been
packaged in a single I/C module while accommodating interface
with the I/C family.
3.2.1.4 Sample Pulse Inputs
The 10-_s and 30-_s sample pulses used for the integrate and
dump and matched filter amplifiers can be derived from I/C mono-
stables. The load requirements and transition times are satis-
factory so no additional buffering is needed The IYr_L 951
Monostable was not available during the design period. The
SE160 monostable proved satisfactory for the application, except
that a -2 vdc bias supply is required. This has been provided
by a voltage divider from the -6 vdc supply. The monostables
were found to have an 0.058%°C temperature coefficient over the
range from -40°C to 85°C which is easily satisfactory.
3.2.2 Mode Switch
The mode switch module provides switching circuitry to accept
either uhf audio signals or S-band audio signals. The mode switch
3-11
output is a low impedance linear signal suitable for driving the
synchronization and command phase detector transformers. The
Apollo Block I contalns the uhf receiver and supplies receiver
voltages. Mode switching is provided by disabling the S-band
input and turning power on the receiver. The mode switch oper-
ates from receiver supply voltages and uses the phase detector
transformer for d-c isolation.
The mode switch for the I/C UDL must operate with a separate
uhf receiver running from its own supply voltages. Direct cur-
rent isolation is required at the uhf signal input to the switch.
All mode switch circuitry must operate from UDL supply voltages.
The mode switch design is given in Appendix III.
3.2.3 Phase Detector Transformer
The Apollo Sub-Bit Detector contains two phase detector trans-
formers, both driven from the output of the mode switch. One
transformer is chopped at a l-kc rate to determine the phase re-
lationship for the synchronization signals in the phase-locked
loop. The second operates at 2 kc for recovery of data in the
command channel. The most critical requirement on the trans-
formers is a linear, minimal phase shift in the band from 250
cps to 4 kc.
A single transformer with four secondaries can be ,used to
perform this function, if sufficient isolation is provided from
one set of secondaries to the other pair, and if the reflected
source impedance can be held sufficiently low. Transformer size
must be compromised to minimize the phase shift which appears as
a signal loss. The transformer developed for this program has
a 1:5:5:5:5 turns ratio as compared to two I:I0:I0 transformers.
The difference in signal gain is provided by the mode switch.
Each pair of secondaries is bi-filar wound with a split coil
form used to separate the pairs.
The final transformer was tested with the new mode switch :in
the sub-bit detector breadboard. Bit error tests showed a
3-12
difference of less than 0.2 db between performance of the single
transformer and the double transformer designs. The single trans-
former is approximately the size of one of the two previous trans-
formers. By eliminating one core, one primary, and several con-
nections, calculated reliability is substantially improved. The
salient characteristics for the transformer are as follows:
Primary Inductance
Turns Ratio
Capacitance (Secondaries
1 and 2 to 3 and 4)
Phase .Shift (250 cps to 4 KC)
SourceImpedance
Load Impedance
500 mh at 1 kc
1:5:5:5:5
I00 pf maximum
5° maximum
50 ohms maximum
50 K ohms each secondary
(switched)
3.2.4 Sub-Bit Detector Implementation
The detector miniaturization efforts allowed the sub-bit de-
tectorto be packaged in one frame size equivalent to the I/C
decoder. The uhf input transformer has been placed in the base
of the UDL as a portion of the wiring harness due to probable
future elimination of this transformer. The remaining circuitry
is mounted on two printed circuit boards using the sandwiching
technique. Table III-3 summarizes the detector modules.
3.3 VOLTAGE REGULATOR
The voltage regulator supplies the DC voltages required for
operation of the sub-bit detector, I/C decoder, and interface
subassemblies. Additional outputs are a 20-ke square wave sig-
nal used in the I/C decoder, and a low output voltage indication
which is used to inhibit system outputs. The voltage regulator
input is nominally +28 vdc with a +2 volt and -4 volt tolerance.
The basic voltage regulator design is a pulse width modulated
supply with a 10-kc chopping frequency. Power requirements for
the I/C UDL are similar to the Apollo UDL, except that the -18
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TABLE III-3. Sub-Bit Detector Modules
Modules
Mode Switch
Phase Detector
Transformer
Dual Phase Det
Driver
Command Phase
Detector
Loop Phase
Detector
Loop Filter
Voltage Control
Oscillator
Integrate and
Dump
Matched Filter Amp.
Detector Timing
Discrete Components
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
3 Resistors
Integrated Circuits
0
4 Dual 2N956
0
0
0
0
0
0
1 DTUL932
Buffer
'3 DTUL 945
Flip-Flop
1 DTUL 946
Gate
2 SZI60
Monostable
3 Timing Capacitors on PC Board
3-14
i.
volt supply for the uhf receiver is not provided. Since the
Apollo UDL poEer supply is a pulse width modulated design,
direct application of this design to the I/C UDL was originally
proposed. Implementation of this design would require a package
larger than the remainder of the I/C UDL and would enlarge the
size of the entire unit.
The power supply used for the LEM Transponder was _ modified
version of the Apollo UDL supply using a 10-kc chopping frequency
(7-ke on Apollo) and a single transformer in the modulator. Other
parts changes resulted in a design which would meet reliability
requirements comparable to Apollo with a physically smaller pack-
age. This design has been used for the I/C UDL. A new power
transformer and regulator-filter circuitry was developed to meet
the requirements for the I/C UDL.
The d-c output requirements _re shown in Table III-4. Nominal
power delivered is 4.00 watts with 4.56 watts peak power used dur-
ing relay set-reset operation (:!0-milllsecond pulses). Parts se-
lections are required in the following circuits to optimize
performance:
1. Astable multivibrator - square wave symmetry
2. Astable multivibrator - 10-kc output frequency
3. Differential Amplifier - set nominal output voltage
4. Low Voltage Detector - Lndicate +6 vdc failure when output
is below 5.6 vdc.
TABLE III-4.
Voltage
+28 vdc
+6 vdc
+4 vdc
-6 vdc
Total
Power Cutput, Voltage Regulator
Current
47 ma and 67 ma
45 _a
550 na
35 na
Wa t tage
1.32 and 1.88
•27
2.20
.21
4.00 and 4.5G _vatts
3-15
3o3ol B_eadboard Tests
A complete voltage regulator breadboard was required to de-
sign the power transformer (select the turns ratios) and the
filter networks. Output requirements were regulation, line and
load, ±5% maximum over temperature, and ripple of 1.0% rms maxi-
mum. The completed breadboard was tested over a temperature range
of -20°C to 85°C for regulation versus line (20 vdc to 30 vdc),
regulation versus load (50% load to 150% load, audio suscepta-
bility with 1.2v rms superimposed on the input voltage, and the
ripple on each d-c output monitored. The trigger level of the
low voltage detector was checked and the filter time constants
for each d-c voltage were evaluated to assure that extraneous
outputs could be avoided. Test results for the breadboard were
similar to test results on the unit discussed in subsection 5.1.3.
3.3.2 Voltage Regulator Implementation
The voltage regulator is fabricated entirely from discrete
components. Two printed circuit boards are used in a back-to-
back mounting configuration. The PC board assembly is mounted
in a completely enclosed nickel-plated chassis with only one
connector. All outputs pass through feed through KFI filters
to minimize radiated interference. Table III-5 summarizes the
voltage regulator modules.
3.4 INTERFACE
The interface unit receives inputs from the I/C decoder and
provides buffered outputs for RTC (relay') selection, guidance
computer data, and central timing equipment update signals. Both
the computer and CTE interfaces are performed with cordwood mod-
ules identical to those used in the Apollo UDL. Two computer
driver modules and five isolated pulse switch mo_?ules are required
for these functions.
Relay operation is performed by use of a 4 x 16 selection
matrix, This matrix is used to set and reset 32 dual ce=:
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TABLE III-5.
Function
Input Filter
Astable Multivibrator
Monostable Multivibrator
Differential Amplifier
Low Voltage Detector
Power Driver
Power Amplifier
Transformer-Rectifier
Trimming Resistors
Isolation Resistors
Filter Capacitors
Voltage Regulator Modules
Size
1 x 1 x 0.63 in.
Standard Cordwood Modu'.e
Standard Cordwood Modul..e
Standard Cordwood Module
Standard Cordwood Modu][e
Standard Cordwood Module
1 x 2 x 0.73 in.
1.8 x 1.8 x 0.73 in.
4 I/8w, I%
8 1.4w,
5 Miscellaneous
magnetic latching relays. Sixteen relay selection lines are used,
each of which is connected to two sides of two relays. Two set
and two reset drivers are provided to complete the selection by
providing a signal source to operate the selected relay coil.
The Apollo UDL uses 8 cordwood modules to perform the selec-
tion function, each module containing two selection circuits. The
relay selection function has been implemented in one I/C module
containing 8 dual 4-input 932 buffers and 8 dual - 2N956 transis-
tors. The implementation for one relay coll is shown in Figure
3-5. The selection output is required to sink up to 22 ma when
the output is turned on (saturated). When the output is off, an
open circuit voltage of +28 volts is present. The 932 buffer can
sink a load of 35 ma, but is limited to 8 vDlts open circuit. The
2N956 is connected in a common base mode which provides isolation
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Figure 3-5. Relay Selection
3-18
in the open circuit condition. One base resistor is used for
base drive to all the 2N956's. Since one output is always turned
on, the remaining fifteen 2N956 transistors are back-biased _tnd
cannot turn on. The resistor selection assures a saturated output
for a "worst case" load.
3.4.2 Interface Implementation
The interface unit consists of seven cordwood modules and one
I/C module packaged in the sandwich configuration with all seven
cordwood modules on one motherboard. Considerable room for ex-
pansion exists in the interface unit which could accommodate up
to ten cordwood modules and 2 I/C modules.
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SECTION IV
4. MECHANICAL DESIGN
4.1 PHYSICAL DESCRIPTION
The Integrated Circuit Up Data Link package consists of a
base, electronic subassemblies, and a cover as shown in Figure
I-I. The base is made up of a subassembly mounting shell and a
heat transferring flat plate.
The package is designed to be hermetically sealed by welding
the cover and the flat plate to the subassembly mounting shell.
If access to the interior is required, material is available for
the package to be resealed twice.
The Engineering Model Up Data Link will be fastened with
screws instead of welding to allow customer access to the elec-
tronic subassemblies.
Physical dimensions for the package were constrained by North
American Aviation (NAA) Control Drawing ME-170-0101 for Apollo
Block II equipment. Table IV-I compares the dimensional limits
with the actual I/C UDL. A maximum weight of 7 pounds was
established by NASA-Motorola at the system design review. The
completed engineering model weighed only 5 pounds 6 ounces, a
saving of 1 pound I0 ounces over the specified limit and I0 pounds
12 ounces over an Apollo Block I UDL without the uhf receiver.
TABLE IV-I. I/C UDL Dimensions
Specified Maximum I/C UDL
Height 6.000 inches 6.000
Width 9.65 inches 4.70
Length 18.3 inches 8.58
Mounting Centers 4.000 inches 4.000
Flatness .010 inches .005
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The exte[:nal system connector is as recommended for Block I[
packaging by North American. The external test connector and the
voltage regulator connector are available in a high reliability
version. The test connector is also available in a hermetically
sealed version.
The electronic subassembly connectors wholly contained within
the package are of the same type used on the Apollo Block I Up
Data Link.
The electronic subassemblies are designated as follows:
Sub-bit Detector
Decoder
Interface
Voltage Regulator
The detector, decoder, and interface subassemblies consist of
two printed circuit boards with encapsulated modules and aluminum
attaching spacers as shown in Figure 4-1. The two printed cir-
cuit board-module assemblies are bonded together (back to back)
to create a panel similar in concept to a honeycomb panel. The
encapsulated modules act as the core and the circuit boards as
the shear plates. Electrical connection is made to the subassembly
through connectors fastened to each of the printed circuit boards.
Additional printed circuit board interconnections are provided
by folded flat flexible jumpers across the top.
The size of the integrated circuit modules was chosen so as to
be compatible with the cordwood modules used on the Gemini,
Apollo and Mariner programs. The internal construction of the
I/C module is shown in Figure 4-2. Refinements to the module
design originally proposed have taken place during the I/C UDL
development program. The connector has been replaced by in-
dividual solid pins, the molded cover has been eliminated, and
the module solidly encapsulated Future equipment _.'!_i incor-
porate smaller diameter pins to aid in interconnect P/C board
layout and to change the material thickness ratio between pin
and mlcroharness for improved welded joints.
4-2
R 
c 
0 
d 
B 
‘I? 
E 
4-3 
lj 
4-4 
A rigorous test was performed to demonstrate the capability
of the I/C module to withstand the environmental stresses which
will be encountered in aerospace applications. The results of
this test were published in Motorola Telecommunications Laboratory
Technical Memorandum No. 3030-1-3. A comparable test was con-
ducted with a llve 14 FEB I/C module with concurring results.
This test was referenced in progress report 3030-1-6. A con-
tinuing effort is being exerted to insure that the encapsulating
medium used is the best available for the application.
The voltage regulator consists of two subassemblies contained
in an aluminum housing. The housing is nickel plated to provide
magnetic shielding and corrosion protection for the aluminum.
The subassemblies consist of a printed circuit board, encapsulated
modules, and an aluminum plate which functions as the sandwich
shear plate, and with the housing to provide adequate electrical
shielding and heat transfer. The voltage regulator is shown in
Figure 4-3. Electrical connection is made to the power supply
through a 37-pin connector fastened to the housing. An elec-
trically isolated compartment at the bottom of the regulator
mounts rfi filters for both input power and all d-c voltages.
4.2 SUBASSEMBLY REMOVAL AND REPLACEMENT
4.2.1 Subassembly Removal
Each electronic subassembly can be removed independently of
the others by performing the following sequential steps.
i. Remove cover.
2. Remove screws from top tie plate.
3. Starting at an edge apply finger pressure to remove top
tie plate. As bonding adhesive starts to stretch, cut
strands of adhesive. To remove residual adhesive, use
ball of adhesive, do not use solvents.
4.. Remove two fastening _crews from appropriate subassembly.
5. Unplug and lift subassembly directly away from base.
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4.2.2 Subassembly Reassembly
To reassemble, reverse this procedure. The top tie plate can
be reassembled by performing the following steps:
I. Remove all oll and dirt from surfaces to be mated.
2. Cover all contact areas with a thin even coat of GE
adhesive, No. 585.
3. Condition adhesive for 30 minutes at 160°F.
4. Assemble mating parts.
NOTE
Adhesion takes place at contact',
therefore, considerable care must be
exercised in the initial positioning
of the mating parts.
5. Install screws.
4.3 ELECTRONIC SUBASSEMBLY DISASSEMBLY
4.3.1 Detector, Decoder, Interface Subassembly Disassembly
For detector, decoder, interface proceed with the following
steps.
i. Remove eight attaching spacer screws.
2. Proceed as in paragraph 4.2.1, Item 3, to separate
individual printed circuit boards.
4.3.2 Voltage Regulator Disassembly
The voltage regulator can be disassembled as follows:
I. Remove eight attaching spacer screws.
2. Proceed as in paragraph 4.2.1, Item 3, to remove
aluminum shield cover.
3. Pivot top (portion opposite connector) out of power
supply housing.
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4.3.3 Reassembly Procedure
To reassemble, reverse procedure, applying adhesive per para-
graph 4.2.2, Items 1 through 5.
To facilitate examination of the unit, the I/C UDL will be
supplied without the contact adhesive.
4.4 MODULE REMOVAL
Encapsulated modules can be removed by individually melting
each solder 3oint and removing the molten solder with a vacuum
probe.
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SECTION V
5. TEST PROGRAM
A comprehensive test program was established for the engi-
neering model I/C UDL to prove electrical compatibility with
the Block I Apollo UDL. Environmental tests and analyses were
used to show the I/C UDL would be mechanically compatible with
Apollo Block II requirements.
First electrical testing was conducted at the component level.
Dynamic tests were conducted on I00 per cent of the integrated
circuits as a part of incoming inspection. Further electrical
tests were conducted at the cordwood module and I/C module levels.
These modules were then installed in one of the four major sub-
assemblies and subassembly tests were conducted. Finally, the
system was assembled and tested in two modes using the I/C UDL
adapter drawer. One set of tests used the interconnecting
cabling of the drawer and tested the subassemblies separated
from each other. This is called the "sandwich test mode". The
second system test operated the four subassemblies through the
output connectors as an intact unit. This test mode was used
for all qualification tests.
5.1 SUBASSEMBLY AND SYSTEM TESTS
Subassembly tests were conducted to check out the components,
interconnections, and detailed design of each subassembly. Tests
at this level facilitated location of deficiencies of any type
and permitted corrective action more easily than in subsequent
system tests. While these tests were conducted primarily for
checkout, some measurements were made that would be difficult at
a system level. Adjustment and check of regulation of the volt-
age regulator is an example.
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5.l.1 I/C Decoder Tests
The I/C decoder consists entirely of logic circuits divided
into 9 I/C modules. The extensive interconnection from modu::e-
to-module indicates the difficulty of running comprehensive _;ests
on a single module. Static tests were conducted on each I/C mod-
ule prior to welding and encapsulation. The ability to make de-
sign changes in the completed decoder with all the modules potted
is very limited; hence a fabrication and checkout sequence was
initiated which tested some complex modules before welding and
potting with other modules which had been tested, completed, and
installed on the motherboards. This quasl-system test approach
facilitated two necessary design changes in the "Output Gating"
I/C Module. A short wire jumper on the motherboard was required
to complete one change.
Since the I/C decoder was the last subassembly to be completed,
the sub-blt detector and interface subassemblies were used to sup-
ply stimuli and output load terminations. Tests of the completed
decoder subassembly were limited to full electrical tests and
measurement of input power required. Separate temperature tests
of the I/C decoder were not conducted because the logic circuits
were specified to operate from -55°C to +125°C, well in excess
of the system temperature requirements. The input power levels
were as follows:
+6 vdc 29 ma
+4 vdc 495 ma
+28 vdc 15 ma
-6 vdc none
Total Power 2.534 watts
5.1.2 Sub-Bit Detector Tests
Each module from the sub-bit detector was tested after encap-
sulation. The entire detector was then assembled and operated
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with a command modulator. Performance of the detector was com-
parable to the breadboard unit except that the sub-bit output
was inverted. This was corrected by reversing the matched filter
amplifier outputs into the sub-bit flip-flop, requiring two jumper
wires on the motherboard.
The detector subassembly was temperature tested from -25°C to
+85°C with no noticeable degradation in performance. The input
power levels were measured as follows:
+6 vdc 8.6 ma
+4 vdc 42 ma
+28 vdc 31.5 ma
-6 vdc 33 ma
Total Power 1.332 watts
5.1.3 Voltage Regulator Tests
The voltage regulator design requires selection of several
resistor values to optimize the output frequency, symmetry of
the chopping signals, output voltage, efficiency, and low voltage
detector trigger level. The resistor selection for output sym-
metry and frequency are located in the astable multivibrator mod-
ule, all others are on power supply motherboard one.
The voltage regulator was assembled on the two motherboards
with all modules encapsulated except the astable multivibrator.
Resistor selection for symmetry of 69.8 K and a fine frequency
adjust (R8) of 220 ohms were made for this module. The ASMV was then
encapsulated and installed. Final resistor selections were made
for the remaining functions using the dummy loads shown in Table
V-1. Subsequent measurements of the remaining subassemblies show "
that both the +4 vdc and +28 vdc outputs were loaded heavier than
the dummy load. As a result all outputs were within ±1.5% of
nominal. The low voltage detector selection, which depends on the
+6 vdc supply was made so that the detector output was marginal at
5.6 vdc and always indicated failure at 5.5 vdc.
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TABLE V- I.
I
Nominal Output
+ 6 vdc
+ 4 vdc
+28 vdc
- 6 vdc
Power Supply Dummy Loads
Load Current Actual Output
50 ma
500 ma
35.0 ma
33 ma
6.1 vdc
4.2 vdc
28.6 vdc
6.0 vdc
Deviation
+ 1.6%
+ 5%
+ 2.2%
Output Power With Dummy Load = 3.58 Watts
The completed voltage regulator was temperature tested from
-25°C to +85°C. Table V-2 shows the effect of temperature and
input voltage on the power supply input power and efficiency.
The efficiency for a constant load varies from 58 per cent at
high temperature, high voltage to 64 per cent at low temperature,
low voltage. These values agree with breadboard results and are
comparable to the Block I Apollo design.
Input
Voltage
(v)
2O
25
28
30
TABLE V-2.
T = -25°C
Input Input
Current Power
(ma) (w)
282 5.65
223 5.60
206 5.75
195 5.85
Input Power with Dummy Load
T = 25°C T = 85°C
Input Inl_ut
Current Power
(ma) (w)
Input Input
Current Power
(ma) (w)
297 5.95
236 5.90
211 5.90
199 5.95
305 6. I0
240 6. O0
217 6.05
207 6.20
All power supply outputs were monitored for change in output
voltage (regulation) and output ripple with input supply voltage
and temperature using the nominal d-c outputs shown in Table V-I
as the reference. The maximum change over the input range of 22
vdc to 30 vdc and -25°C to +85°C was -2%, +2.5% with the maximum
occurring at high temperature, high supply voltage and the minimum
occurring at low supply voltage.
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The ripple voltage on the d-c outputs was specified at 1 per
cent rms maximum. Filter designs on all voltages except the +4v
supply provided much lower ripple; the +4v is used only on logic
circuits which can tolerate larger ripple voltages. Ripple out-
puts are a direct function of input supply voltage. Table V-3
shows the ripple measurements with a dummy load and a 28-v input
supply.
Output
Voltage
+6 vdc
+4 vdc
+28 vdc
-6 vdc
TABLE V-3. D-C Voltage Ripple Measurements
T = -25°C
Output %
Ripple of Output
18.6 MV 0.31
rms
39 0.97
21.5 0.08
7 0.12
T = 25°C
Output
Ripple %
15 MV O. 25
rms
'35 O. 87
18 0.07
7 0.12
T = 85°C
Output
Ripple %
14 MV rms 0.23
30 0.75
18 0.07
8 0.13
Voltage regulator audio susceptibility was measured with 1.2
volts rms coupled into the +28 vdc line. Maximum sensitivity
occurred with a 350-cycle audio tone. The sharpest peak occurs
on the 28-vdc output at 125 millivolts rms, or 0.45% ripple.
The +4 vdc output was essentially unchanged with an audio input
from 30 cps to lO kc.
Other voltage regulator tests included a check of output fre-
quency versus temperature, minimum voltage at which the regulator
would operate (15 vdc), and a review of all test points for ano-
malies. Two differential amplifier test points provided to check
the voltage adjustment were sensitive to the chopping output and
produced an undesirable but nondestructive oscillation. These
test points were eliminated, so that voltage adjustment can only
be checked by direct probing on the motherboard.
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Other test points provide internal monitoring points where the
I/C UDL is tested in the sandwich mode.
5.1.4 Interface Unit Tests
The Interface Subassembly was tested by operating the circuits
from the respective decoder outputs. Since all circuits were pre-
viously tested in module form, checkout consisted of an operational
test to assure both motherboards and connectors were wired
correctly.
5.1.5 System Tests
The system test program was designed to prove that the I/C UDL
was ready for Subsequent qualification and acceptance tests. The
primary test sequence was to follow the acceptance test procedure
and record all test results. These tests are directly related to
the Apollo Block I UDL and are intended to prove comparable
performance.
System checkout of the I/C UDL with the bench maintenance
equipment (BME) revealed two logical differences which give no-
go's in BME testing but do not affect the desired output to the
using system. The fimst difference is in the CTE reset output.
The equipment requirement is at least one reset output for CTE
up date with each CTE transmission. The Apollo UDL Supplies 24
full pulses and one half pulse. The I/C UDL supplies 24 full
pulses but, due to a timing difference, does not supply the half
pulse. The BME counts pulses and treats the half pulse as a 25th
pulse. A simple change in the checking circuitry accommodates
this variation.
The second change is in the agc data outputs. The I/C UDL
has an additional one millisecond delay before starting agc out-
puts. The number of pulses, pulsewidth, and pulse amplitudes
are the same as the Apollo UDL. Since this variation does not
affect the user, a one millisecond delay was inserted in the BME
to give valid data sample times on the I/C UDL.
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5.1.5.1 System Power Requirements
The I/C UDL input power was measured at limit input voltages
against a specified limit of 15 watts. The typical dissipation
of a Block I UDL without receiver is 7.84 watts. Table V-4 sum-
marizes the power used in the Detector, Decoder, and Interface
Subassemblies. Table V-5 shows the power levels at each input
voltage.
TABLE V-4. Subassembly Power Requirements
+6 VDC +4 VDC +28 VDC -6 VDC Total
Detector 8.6 ma 42 ma
Decoder 29 486
Interface 13 14
Total Current 50.6 ma 541 ma
Total Power 303.6 mw 2164 mw
31.5 ma 33 ma
15 --
0.1 3.4
46.6 ma 37.4 ma
1305 mw 224.4 mw 3997 mw
TABLE V- 5. System Power Requirements
Input Voltage Current Power Efficiency
24 vdc 285 ma 6.84 w 58.5%
28 vdc 240 ma 6.72 w 59°5%
30 vdc 225 ma 6.75 w 59.2%
5.1.5.2 Message Error Rate
The message error rate for the Apollo UDL is measured using
the UHF receiver. Since the I/C UDL does not include a receiver,
the signal-to-noise ratio at the UHF or S-band input terminals
must be defined to permit error rate testing. The input level at
the Apollo receiver for acceptance test is -99 dbm. Data taken
from receiver #1 at a -99 db input gives a signal level of 0.6v
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rms and a noise level of 0.05v rms. These levels have been
established for the I/C UDL as representative limits.
The indicated threshold for S/N testing can be derived as
follows:
S = SIGNAL = _SN 2 - NQ 2 where
SN = SIGNAL + NOISE
NQ = NOISE
From the receiver specification with S removed,
NQ must be 6 db below SN and
S/N = 20 loglo
SN 2 - NQ 2
NQ
hence S _ 3.16 NQ or for
S = 0.6v rms
NQ 0.19v rms maximum
I0 db
Error rate tests using various signal-to-noise ratios are shown
in Figure 5-1, which provides a 12 db margin in the i/C UDL. This
level is comparable to Apollo UDL's.
5.1.5.3 Grounding and Isolation Measurements
The ATP requires a check of grounding and isolation from ground
on all pins of the access connector and the output connector which
are used for interface circuits. The test instrument is a digital
voltmeter which uses 36 volts as a test voltage. Due to the like-
lihood of damaging intergrated circuits which have an 8- to 10-volt
breakdown this test was run with a vom with a 3-volt battery. It
is recommended that this test be changed, because inadvertent meas-
urement to a wrong pin could degrade or permanently damage an
operating circuit.
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5.2 QUALIFICATION TESTS
The qualification tests for the I/C UDL were a series of
environmental tests made with the unit electrically operating.
The environmental requirements for high and low temperature were
taken from North American Apollo UDL Specification MC-470-0014
Rev. B for Block II equipment. To allow customer access to the
unit, the package has not been welded shut and the connectors
have not been encapsulated• Therefore, the vibration test has
been limited to a 2 g resonant search over the frequency 20 cps
to 2000 cps. Other tests such as salt spray, shock, and humidity
could not be evaluated due to the lack of sealing; although re-
lated equipments have previously passed these requirements. A
10-foot extension cable was used to couple the I/C UDL to the BME
for all environmental tests.
5.2.1 High Temperature Test
The qualification test procedure requires a temperature test
run of 8 hours with a cold plate temperature of 48°C and an am-
bient of 66°C. Electrical tests could not be started until two
hours after the unit stabilized at high temperature. Figure 5-2
shows the Test Specimen mounted in the Tenney temperature chamber
for this test. Figure 5-3 shows the temperature cycle for this
test. The unit was turned on and operating throughout the test
program so realistic temperature rises in the equipment could be
measured.
5.2.1.1 Thermal Analysis
The temperature rise shown in Figure 5-3 is worse than that to
be expected in system performance. The cover was not used on the
unit so that thermocouple mounting could be simplified. Since the
unit was not welded, the thermal paths to the cold p!fite were de-
pendent on the screws and the mounting feet. The base of the unit
would be milled flat after welding ;to meet the 5/1000 flatness re-
quirement. This provides uniform contact over the entire unit
base.
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The I/C decoder dissipates the highest power and has the highest
temperature rise of any subassembly. The decoder rise of 20°C over
the package base is well within design expectancy. Actual rise in
a completely sealed unit would be approximately 10°C.
5.2.1.2 Electrical Tests
The electrical tests on the I/C UDL were the same as those called
out in the acceptance test procedure for both operational and com-
prehensive tests. The input power requirements increased approxi-
mately 225 milliwatts at all input voltage ranges as expected from
paragraph 5.1.3, voltage regulator temperature tests. All electri-
cal tests were passed satisfactorily and the unit was returned to
room temperature.
5.2.2 Low Temperature Test
The low temperature test requires a run of 8 hours with a cold
plate temperature of 13°C and an ambient of -18°C. The test speci-
men.mounting and t_st program are the same as the high temperature
test. Figure 5-4 shows the temperature cycle for this test.
5.2.2.1 Thermal Analysis
The absence of the cover and welded thermal paths resulted in
much lower equipment temperatures than would normally be expected
for this test. The I/C decoder shows a 19°C change from cold plate
temperature. The expected difference in a completely sealed unit
is approximately 5°C.
5.2.2.2 Electrical Tests
A failure occurred in the I/C decoder at low temperature which_
gave erroneous output for agc, CTE, and test messages. The unit
operated normally in all other modes so the test sequence was com-
pleted. The power requirements decreased approximately 225 milli-
watts (3.3%) at all input voltage ranges. Error rate tests, vehi-
cle and system address, and all real time command messages were
passed satisfactorily.
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5.2.3 Failure Analysis and Re-Test
The circuit which worked satisfactorily at room termperature
but failed at low temperature was traced to a 945 flip-flop lo-
cated in DR7 of Register 11/C module which had an internal race
problem. Special extension cables were required to temperature
test the decoder alone and in the process of temperature cycling
to locate the failure, a 946 Quad Two Gate used in telemetry in-
terface was damaged. The potting in the area of each specific
FEB was dissolved, new integrated circuits were installed and the
modules were re-encapsulated. Temperature testing to verify cor-
rect system operation resulted in an additional integrated circuit
failure of a 946 quad gate in the program control counter. This
failure occurred because of a bad wire bond inside the integrated
circuit. A discussion of quality assurance steps to avoid I/C
failures may be found in subsection 6.2.
The completely repaired I/C decoder was retested over the tem-
perature range of -35°C to +90°C. Complete BME test tapes were
run with the decoder at -35°C and +80°C and the remainder of the
system at 25°C. All operations were satisfactory.
5.2.4 Requalification Testing
The I/C UDL was requalified using a Delta 6545A Temperature
Chamber and no cold plate. These tests were intentionally more
severe than the original qualification requirements to show de-
sign margin. An ambient temperature profile is shown in Figure
5-5. The electrical tests were all passed satisfactorily after
stabilization at -20°C and +80°C.
5.2.5 Vibration Test
The vibration tests were designed to determine, through low
level search sweep, the basic resonances of the I/C UDL package.
Unfortunately, some of the final package characteristics are
dependent upon the package being sealed. The results of these
tests therefore may not track in total those of a similar package
completely sealed.
The tests were conducted using a Ling 275 shake table controlled
by a Ling R-1003 Sinusoid Console. Resonance of the mounting
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fixture was determined to be outside the frequency range encompassed
by the test. Data was recorded using a CECll channel recording
oscillograph.
The unit under test was subjected to a 2 g resonance search
from 20 cps to 2000 cps at a sweep rate of 2 octaves per minute.
5.2.5.1 Vibration Analysis
Figures 5-6 through 5-8 are plots of the transmissibility ver-
sus frequency for the three shake planes, A, B, and C. In each
of the first two tests, planes A and B, inordinately high trans-
missibilities were encountered at resonance. Because of the low
input g level, visual observations with a strobe light proved
inconclusive.
In order to verify the mode of excursion suspected, a 545
Tektronic dual trace scope was employed along with accelerometers
Ne. I _n_ R _n shake plane B. An "in phase" display throughout the
•requency range indicated the excursion r_ede pictured _n Figure
5-9 was correct.
Since the requirement was one of determining resonance of this
particular package and not one of obtaining any particular result,
no further tests were scheduled. As a matter of speculation, it
is felt that with the cover in place and an elastomer energy ab-
sorber positioned between the subassemblies and the cover, trans-
missibilities can be reduced to a satisfactory limit.. Figure 5-I0
illustrates the proposed damper.
5.2.5.2 Electrical Tests
The operational tests from the acceptance test procedure were con-
ducted while the unit was vibrated in each plane. All system out-
puts were verified and no failures occurred.
5.3 ACCEPTANCE TESTS
The acceptance test procedure was patterned after Motorola Docu-
ment 12-28402D, ATP for the Apollo UDL using the special test
equipment. The actual acceptance test was conducted at NASA/MSC
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Figure 5-9.
I I
"B" Plane Excursion (Exaggerated)
,DAMPING MATERIAL
I
I
Figure 5-I0. Positioning of Damping Material 5318-i1
,I
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using the CSTS - Bench Test Set with I/C UDL Adaptor Drawer.
The BTS was modified to accept both the 24 and 25 CTE reset
pulses and the one millisecond delay in agc outputs as discussed
previously. The complete operational and comprehensive opera-
tional test programs were conducted in both the "sandwich test
mode" and the system test mode. The I/C UDL passed all tests.
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SECTION VI
6. RELIABILITY STUDIES
To back up the design of an integrated circuit UDL, studies
were instituted to determine if integrated circuit application
would provide the reliability improvements which have been anti-
cipated by both semiconductor manufacturers and many equipment
manufacturers. These studies have been separated into the cate-
gories of reliability prediction, procurement of integrated cir-
cuits, and fabrication of a system containing integrated circuits.
The reliability prediction will be based on the I/C UDL using
best known failure rates on I/C. The procurement section will
pertain to I/C which could be successfully used for a flight-
worthy I/C UDL. The fabrication studies will discuss process
steps and controls to assure that flat pack integrated circuits
packaged in microharness moduie_ will result in the be_t pos_ihl_
system reliability.
6.1 RELIABILITY PREDICTION
Determination of the failure rate of a given set of integrated
circuits produced by a given manufacturer requires a test program
of hundreds of millions of device hours. The logic family selected
for the I/C UDL, namely the 930 series DTL, is a relatively new
family and does not currently have this history. Integrated cir-
cuit manufacturers have attempted to lump all circuits built with
.planar epitaxial processes in order to accumulate data faster.
This concept should give results within an order of magnitude,
but it does not delineate between packaging processes such as
TO-5 and various flat packages nor does it account for internal
bonding such as gold-aluminum or all aluminum systems. Specific
reliability assurance for the 930 series family must be developed
through controls inserted in the procurement document and through
additional life test data.
Appendix II, TM 3030-1-1 Reliability Comparison of the Apollo
UDL and the I/C UDL shows the effect of integrated circuits using
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an industry wide average failure rate for the integrated circuits.
This report, generated early in the I/C UDL program, shows a 2:1
reliability improvement for I/C used in the digital portion only.
Minor changes in the sub-bit detector and interface units should
show additional improvement.
Up-dated reliability information on the 930 series family indi-
cates the pre-screened units should have a lower failure rate
than that cited in the report (0.002%/1000 hours). The implementa-
tion of the I/C decoder provides minimum component stress by using
low fanout, low frequencies, and an encapsulated, ruggedized
package technique.
A second reliability advantage for integrated circuits is that
the significant size reduction makes redundancy on a subsystem
level much more practical than with discrete components. For
the I/C UDL, redundancy of the sub-bit detector and the majority
of the I/C decoder could be accommodated with a minimum of selec-
tion circuitry. A triply redundant unit with voting circuits
feeding +_ 4.+ .......... .. _± ce modules could also be used. The fully re-
dundant I/C UDL was estimated to have a mission reliability of
0.999966 for 336.5 hours.
.6.2 PROCUREMENT OF HIGH RELIABILITY INTEGRATED CIRCUITS
The factors involved in procurement of integrated circuits can
best be defined by development of a procurement document which
limits vendor selection, specifies inspection levels and criteria,
defines an initial qualification and periodic requalifieation,
and provides test limits which meets all program'requirements.
These factors are discussed independently in the following para-
graphs.
6.2.1 Parts Selection
The selection of a set of digital integrated circuits to be
used in high reliability spacecraft equipment must initially be
based on circuits which best meet the system design requirements.
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Where a choice of circuit families exists the circuits should be
P
readily available from several sources. The individual part his-
tory, as ascertained from manufacturer's test data and from other
programs which are using the parts, should be reviewed for pos-
sible,design deficiencies and latent failures. The part design,
both electrically and structurally, must be basically sound if
reliable circuits are to be the result.
6.2.2 Vendor Selection
Several steps can be taken to assure the selection of the
vendor with the most reliable product. The vendor's history with
previous high reliability programs should be examined in detail.
A plant survey is needed to verify that the vendor has the capa-
bility for processes and process controls necessary to continue
producing high reliability circuits. The survey should also show
whether these controls are applicable and are being applied to
_.._ _el _+_ circuit f_milv_ The vendor must be willing to dis-
cuss any weak areas in both design and processing and to provide
corrective action to eliminate these shortcomings.
6.2.3 Qualification
A survey should be made to determine whether a prospective
vendor can be initially qualified on the basis of having been
qualified by other NASA and/or military organizations on the same
or similar parts.
Only if the reliability requirements of the mission justify the
expense should a qualification program be initiated on each
specific device type.
6.2.4 Lot Qualification
The definition of a lot is extremely important. Both the
number of units and elapsed time period must be controlled for
adequate lot definition. Lot size and determination of the sample
size (LTPD) should be a balance between the system reliability re-
quirements and the cost of the system. The LTPD should be decided
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by carefully weighing the parts cost against the cost of replac-
ing devices during the manufacturing operation.
A significant change in the process would also automatically
start a new lot. For example, a lot of integrated circuits could
be defined as a family of related devices manufactured with the
same process and equipment, over a period of two weeks, with a
maximum lot size of 1000 units. Manufacturers have been reluc-
tant to accept this double definition on the basis that it ex-
poses yield data; however, product control necessitates the limit.
6.2.5 Traceability, Failure Reporting, and Corr.ect.ive Action
Traceability of a device is used to relate device and lot fail-
ures tp specific fabrication steps. Traceability back to wafer
diffusion is sufficient to provide the data, because failures in-
duced prior to diffusion are either random or affect yield which
can be evaluated directly.
A failure reporting and corrective action system is required
to protect device quality. The vendor should be requested to re-
port lot failures within two days by telephone and follow up with
a written report within a week from that date. Device failures
should be carefully analyzed to determine whether a systematic
weakness exlst_ ill _he processing. Corrective action can be
taken, subject to forming new lots if the change is major.
6.2.6 Visual Inspection
The simplest visual inspection is an x-ray taken after package
sealing and any mechanical tests. X-ray photographs contribute
very little to the reliability of most I/C because neither silicon
nor aluminum shows up on x-ray. For those circuits which use
gold wires, the x-ray will show up lead paths.
The best visual inspection is one conducted, just before final
sealing, with high power microscopes. Representatives of the
buyer's QA department could perform this inspection; however, it
is probable that this approach is unacceptable to the vendor.
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Buyer inspections have been used where an entire assembly line
has been set aside as has been the case in some Minuteman programs.
A mutually acceptable workmanship standard can be prepared and
enforced by the vendor's QC department.
The visual inspection criteria are qualitative and therefore
difficult to define. Examples of good and marginal parts can be
demonstrated with sketches. As a minimum, the criteria should
include scratch marks in interconnect patterns, wedge bond ap-
pearance, bond positioning, chips or particles, and lead place-
ment.
6.2.7 Mechanical Tests
After the production final electrical tests are performed,
all I/C's should be subjected to a series of mechanical tests.
Suggested tests include:
Temperature Cycling
Centrifuge
Hermetic Seal Test
Burn-in
-55 ° to 125-C
20,000 g's minimum
10 -8 cc/sec
I00 hours minimum
Additional tests or tighter requirements on these tests can be
provided if the reliability requirements justify the expense.
6.2.8 Electrical Tests
The electrical tests for each device type depend on the specific
application. It is suggested that all other criteria be developed
for the entire family of circuits, but that separate data sheets
calling out only the significant parameters be used for electrical
test limits. Delta criteria have become common for high relia-
bility transistors to show the stability of a device before and
after burn-in. The primary problem in this type data is correla-
tion of test equipment. Delta parameter tests are not presently
recommended for integrated circuits because the secondary effects
involved in circuit test limits have not been fully evaluated.
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6.2.9 Procurement Document
The preparation of the final procurement document should be ap-
proved in advance by prospective vendors so that parts can be pur-
chased. Documents containing most of the criteria above have been
submitted to Fairchild, Motorola Semiconductor, and Philco for
their comments. Primary objections have occurred in lot defini-
tion, visual inspection criteria, and written reports on lot fail-
ures. These areas can be negotiated on future contracts.
6.2.10 Effect on I/C UDL
Two parts failures occurred on the I/C UDL, one a low temper-
ature failure and the second a faulty bond. The unit which failed
at low temperature was from the first run of the new 945 type
flip-flop. A subsequent design change should have eliminated this
failure from future lots.
The bond failure is normally revealed by temperature cycling
followed by centrifuge. Three steps can be taken to prevent this
type failure on high reliability equipment. The first is the 100%
visual inspection which detects marginal bonds. A second is a
higher level centrifuge which places more stress on the light
aluminum wires. Finally, a 100-200 hour 125°C burn-in will pro-
vide bond stressing. Had this circuit been subjected to these
tests,, it would most probably have been discovered prior to in-
stallation in finished equipment.
6.3 FABRICATION OF HIGH RELIABILITY I/C EQUIPMENT
The fabrication of high reliability equipment using discrete
components in cordwood modules has been developed as part of the
Mariner, Gemini, and Apollo programs. The selection of the
Microharness integrated circuit module as a packaging medium for
flat pack integrated circuits utilizes the cordwood module back-
ground in installation of modules on the motherboard. Subsequ_nt
subassembly packaging and tests are independent of whether the
modules are I/C or discrete.
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The assembly process for standard high-rel welded cordwood
modules as used on the Apollo UDL is listed so that differences
between a cordwood module and an I/C module can be emphasized.
6.3.1 Cordwood Module
I. Parts are inspected by Incoming Inspection
2. Parts are kitted. Part number and Serial number are recorded
for traceability
3. Module is assembledlby qualified operator
:i
4. Module is inspected prior to welding for proper placement
of parts, etc by QA
5. Module is welded by NASA certified welder
6. Module is given a pre-encapsulation electrical test
7. Module is inspected for weld defects by QA
8 Module is encapsu!a+_d _-_p_ _nd _rlalized
9. Module is given final electrical test
I0. Module is inspected by QA.
6.3.2 Micro-harness Module
The differences in assembly processes are as follows:
la. Micro-harness is fabricated by printed circuit facility
lb. Micro-harness is inspected by QA
3a. Module is electrically tested prior to welding
The microharness module is approximately the same size as a
and othercordwood module. Handling techniques, weld inspections,
process steps can be accomplished by the same operator.
6.3.3 Process Control Documents
The integrated circuit modules for the I/C UDL were fabricated
without formal documentation such as assembly drawings, Workman-
ship Inspection Standards, Manufacturing Process Specifications,
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and a complete flow diagram. The various process steps were
closely evaluated on this program so that these control documents
could be readily prepared for future UDL's.
6.3.4 Tooling
The primary tooling limitation for the I/C UDL integrated cir-
cuit modules was the holding of FEBs and microharness during FEB
to microharness welding. This tooling has been developed and will
be available for subsequent programs.
The pins used in the I/C modules were made of 0.030 diameter
tin-plated nickel wire which when welded to 0.002 Kovar inter-
connect gave a thickness ratio of 1S:l. A true weld nugget is
formed when the ratio is no greater than 4:1. The pin size has
been reduced to 0.01S and flattened to 0.008 for all future I/C
modules.
No other fabrication areas have been identified which limit
the reliability of integrated circuit equipment using flat pack
integrated circuits.
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SECTION VII
7. CONCLUSIONS AND RECOMMENDATIONS
Integrated circuits have been applied to approximately 65% of
the electronic hardware from the Apollo UDL including all digital
circuits. Some further miniaturization has been achieved in the
voltage regulator and the sub-bit detector. A comparison of the
Apollo UDL and the I/C UDL is shown in Table VII-I.
TABLE VII-I. UDL Comparisons
Parameter Apollo UDL W/O Rcvr I/C UDL
Electrical Performance
Size
Weight
Power
Specified
560 cu in.
16.2 pounds
7.8 watts
Identical
214 cu in.
5.6 pounds
6.8 watts
While the stress on the I/C UDL has been in reduction of size
and weight, the unit was constrained to form factors dictated by
Apollo Block II specifications. It is estimated that the equiv-
alent electronic functions could have been packaged in 150 cubic
inches and less than 5 pounds without these constraints.
7.1 PACKAGING
The equipment design permitted an evaluation of Apollo Block II
specifications. The constraint of 4-inch mounting centers repre-
sents a hardship for small equipments, because the useful area in-
side the package is so limited. This constraint affects discrete
component equipment even more than integrated circuit equipment.
The requirement for welding shut the package also constrains a
small package because weld seams consume volume which could be
used for equipment. Neither of these constraints existed on
Block I equipment.
The integrated circuit interconnect used for this program proved
satisfactory for miniaturizing equipment using flat-pack:integrated
7-1
circuits. The module pin size has been reduced because the large
(0.030 diameter) pin resulted in some inconsistency in the micro-
harness-to-pin weld, and made interconnection of several I/C
modules on a two-sided printed circuit board difficult. Fabrica-
tion and encapsulation processes are now comparable to discrete
component equipment.
7.2 INTEGRATED CIRCUITS
The application of integrated circuits reflects a potential
for higher reliability than discrete component equipment because
!
of a reduction in number of interconnects (joints) per set of
i r
circuits by approximately l0 to 1.
Advanced screening techniques have shown that extremely re-
liable equipment can be fabricated with discrete components by
extensive testing of each part prior to installation and by sub-
sequent testing of the completed module. A similar program using
integrated circuits should result in equal reliability at signifi-
cantly lower cost, because the screening techniques would be ap-
plied once per circuit rather than on each component.
Two integrated circuit failures were experienced during the
I/C UDL program. These failures indicate that screening tests
of I/C for high reliability applications are required to reduce
the infant mortality rate. It is not believed that these particu-
lar failures are indicative of poor long-term reliabiZity of the
circuit family. Subsequent testing by NASA/Houston should con-
firm this.
7.3 RECOMMENDATIONS
To obtain some quantitative measure of the reliability of the
equipment, it is recommended that NASA/MSC conduct an operating
life test of the delivered equipment. Operating the equipment
at elevated temperature (+65°C) will accelerate the failure
mechanisms and provide more meaningful data in a shorter period
of time.
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The use of integrated circuits for the digital equipment has
significantly reduced equipment size with no degradation in per-
formance. A similar program in the linear circuitry, and partic-
ularly in the voltage regulator, will further reduce size and
weight by one-half. The voltage regulator is now 40% of the
total electronic equipment.
The integrated circuits selected for the digital functions
use approximately two watts. While lower power digital inte-
grated circuits could have been chosen, the 930 series represents
a practical power level to achieve the desired noise immunity.
Another two watts are used in the linear and interface circuitry.
Redesign of the linear circuits using I/C techniques should com-
bine power reduction with size and weight reduction. Since the
voltage regulator efficiency should remain about 60%, a one-watt
reduction in linear circuit power would provide a 1.67-watt re-
duction in input power.
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APPENDIX 1
/
TELECO_/_ NIC&T IONS LABO_ATORY
TECk_ICAL I_._ORAh'DUM
No. 3030-1-2
22 November, 1964
SELECTION OF DIGITAL Ih_EGRATED CIRCUIT FAMILY
FOR USE ON THE
I/C APPLICATION TO APOLLO UDL
By: R. Herring and F. Jones
ABSTF_CT
This repor_ discusses the desired characteristics for a digital circuit
family to be used in the Apollo UDL. The available standard I/C families
are then compared against the design requirements. The major comparisons
are based on reliability, package design, electrical performance, power
levels, and package count. The f_ual conclusion is that the 930 Series
DTL family, as produced by Fairchild, best meets these requirements.
MOTOROLA INC.
WESTERN MILITARY ELECTRONICS CF_TER
INTRODUCTION
i , , ,
The incorporation of digital integrated circuits is a logical starting
point in the conversion of a discrete component system to a miniatu_--ized
integrated circuit version. In the Apollo UDL, the digital circuitry
comprises 65% of the electrical component volume. The approach used
in selection of a logic family was to define the logical requirements and
compare these with the capabilities of I/C families. Once the basic logical
requirements can be satisfied, other criteria such as reliability, size,
weight, and power dissipation can be used in the selection of a preferred
type.
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BASIC LOGIC FAMILY REQUL_EhTS
The logic requirements for the Apollo Decoder were established by a gent.
oral analysis of the logic, re-designed without the constraints of the
original logic implementation. This was accomplished in two parts. First,
the fan-in requirements were established by re-designing parts of the logic
where the original implementation was Constrained by the 25 kc high rel
discTete component logic family. A complete tabulation_as made of the
actual fan-ln requirements. Second, the fan-out requirements were estab-
f
lished by re-designlng the logic so that the loading was obtained on each
logic signal. That is, drivers were removed or treated as gates where
necessary to accurately determine the real logical loading on signals from
i
gates and flip-flops. The results of this analysis are tabulated in Tables
l, 2, and 3.
From the results of this analysis, ar_ logic family can be evaluated as
to logic suitability to the UDL and an estimated number of circuits re-
qulred for implementation. This allows all logic families to be evaluated
without developing a complete logic design for each logic family. For
application to a small system such as the UDL, the chosen logic f_mily
should closely fit the requirements to avoid size, weight and power pen-
alties. The fan-in, fan-out requirement of the UDL were found to closely
agree with those from other spaceborne, airborne and ground equipments
which Motorola has produced.
An analysis of the fan-in and fan-out vs function tables shows that the
logic requirements dictate a family with the following characteristics:
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TABLE !. DECODER LOGIC CIRCUITS
i
Quantity
23
28
?
4
I
2
23
28
24
5
7
18
i
I
I
i
Flip-Flop (Shift Register, no parallel entry)
Flip-Flop (Shift Register, AC set and/or reset)
Flip-Flop (Shift Register, controlled AC set and/or reset)
7- Input Gate
5-Input Gate
4-Input Gate
3-1nput Gate
2-Input Gate
l-Input Gate
3-I_ut Driver
2-1nput Driver
l-Input Driver
55 Millisecond Monostable
30 Microsecond Monostable
IO Microsecond Monostable
20 K _ Astable
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All circuits 25 K _ operation
3 Gate eXpandable
2 Gate (Compromise_
_on one of t
I Gate _ these J
Gate expander to 7
3 Input Buffer
JET F/F (Register) W/AC
Set and Reset
fan-out 61
fan-out 6.
fan-out 6
fan-out lh
fan-out 6
CHARACTERISTICS OF THE DESIRED I/C FAMILY _
The logical requirements:developed in the previous section can best
be met by development of a custom integrated circuit family which
would also consume little power and optimally package the circuits into
the smallest volume. Use of a custom family would be costly because the
circuit designs and mask sets would have to be developed for each cir-
cuit element. Further, the reliability requirements would necessitate
a large number of qualification units. Finally, either a large quantity
of circuits would have to be built and stock piled, or provision made
for periodic re-order of the circuits which would be a constraint on
the semiconductor manufacturer. These limitations can be solved on a
program requiring a large volume of circuits, but are beyond the s_ope
of this program. Thus, a standard logic family, available on the open
market, will be selected.
A prime objective in using integrated circuits for the Apollo UDL and
other spaceborne equipment is reliability enhancement. The selected
circuit family must be well designed and manufactured to provide an in-
herent low failure rate for this type application. Manufacturers _Ith
proven capability in production of hl-rel devices will be emphasized.
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The basic integrated circuit package (FEB) must also be a reliable
design. Those packages which have established reliability at the pre-
sent time include the TO-5, TO-18, and the flat package. Manymore
exotic packaging techniques are in the development phase, but are _not
presently ready for incorporation in space hardware.' Of the three ac-
E !
ceptable packages; the flat package (either _4" by 1/8" or 1/4" by
1/4") has been chosen because it will allow a smaller system volume
using a reliable welded interconnect.
The temperatures imposed on the Apollo UDL are modest for monolithic
integrated circuits. Many manufacturers make circuits which meet the
full military temperature range (-55°C to +125"C) as well as reduced
temperature versions. The full range devices should be specified for
all spaceborne digital applications to insure obtaining the best pos-
-_- prc_..^+ m._ +n p,nvide additional performance margins.
Power requirements for the digital circuits should be minimized. ,High
pow6r dissipation requires additional spacecraft weight in power sup-
plies; energy sources (such as batteries or solar cells)and in heat
sinks and cooling systems. High power dissipation will also raise the
circuit ambient temperatures and affect system reliability.
A low module (FEB) count is also important for reducing size, weight,
and power dissipation. Reduction in interconnections due to decreased
number of circuits will upgrade the system reliability.
A desired characteristic for the Apollo UDL is easy interface with the
Sub-Bit Detector and other circuitry. The logic family being replaced
is a NAND type. The associated circuits present a current source type
lead to these logic elements, as does the _&AND family itself. The
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simplest interface would thus be an I/C family which is compatible
with this loading requirement.
L
TYPES OF DIGITAL INTEGRATED CIRCUIT FAMILIES
The basic I/C logic types to be considered for this program are as
follows:
RTL - Resistor - Transistor Logid _- each load is a current sink.
The major characteristics are simple and easy to fabricate, small vol-
tage swlngs, marglnal noise immunity. _
RCTL - Resistor - Capacitor Transistor Logic - similar to RTL
except that a capacitor is used across each resistor to remove transis-
tor stored base charge (speed up). The capacitors allow use of larger
resistors which increases voltage swings but:makes fabrication more
difficult. Noise immunity may be marginal.
DTL= Diode - Transistor Logic - each load is a current source.
The major characteristics are large voltage swings with unequal rise
Fan-ln is easily expandable and good noise immunityand fall times.
can be provided.
TTL - Transistor - Transistor Logic - the logic form is the same
as DTL except that the input diodes are replaced by multiple-emitter
transistors.
ECL - Emitter Coupled Logic - the circuits are operated in the
linear range (off ground) which provides fast operation, small voltage
swing, and good noise immunity. Interface with circuits using a ground
reference is a problem.
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AVAILABLE STANDARD LOGIC FAMILIES
The logic families listed in this section all meet the 25 K HZ
operating frequency and required temperature range. These families
are available in the flat package. Because so many families meet
these constraints they have been ordered in terms of power dissipa-
tion per basic gate element. The most promising types will be given
further evaluation in succeeding sections. _
I. Micropower RTL - This family introduced by CBS provides the
lowest power. Its construction depends on very large resistors which
means a combination of mo_olithlc circuits with compatible thin film
on a large (80 x 80 mil) chip. Because _of the limited elements avail-
able, the family would result in a high module count and is not com-
patible with the required interface.
2. Series 51 RCTL This basic Ti logic famil_ k_s a _^-- _o-
tory, lowpower, and reasonable package count. It will be considered
in succeeding _ections.
3. Milliwatt RTL - Versions of this family are produced by
Amelco_ Fairchild, GEE, Philco and others. These simple circuits
have low fan-out and a resulting high package count. There are no
interface advantages over the Series 51. The higher power coupled
with questionable noise immunity eliminates these elements.
4. Series 930 DTL - This DTL family introduced by Fairchild
provides lowest power per circuit of presently available DTL and
low package count. It will be studied further.
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5. Series SE iO0 DTL and MC 200 DTL - l%ese f_i!ies are offered
by Fairchild, GME, Motorola, and Signetics. Considerable history Is
available for this family and it will also be considered further.
6. Other DTL families - Siliconix, TI Series 53, and Westing-
house DTL families provide similar circuits to the above DTL families
but have the disadvantage of higher power levels. Since no signif-
icant advantages are offered, these families will not be considered.
7. Micrologic - The Fairchild micrologic family is a high po_r
version of the milliwatt RTLand thus, is not suited for this applica-
tion.
8. TTL families - The Sylvania TTL is the most prominent, but it
features _gh speed with resulting high power. Package count and re-
liability should not be appreciably better than DTL families.
9. ECL - The Motorola F_CL family is representative of this
class. These circuits are extremely fast but require high power.
such, they are not suited to this application.
As
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RELIABILITY CON_PAR.ISONS..-_STATISTICAL DATA
The circuit families which merit further consideration have been re-
duced to a manageable level, namely:
TI Series 51
Fairchild Series 930
S_gnetics Series SE i00
Motorola Series MC 200
These four companies have been producing digital I/C for several years
in volume. Further, each has accepted high reliability programs on
their devices, although Signetics would have the least total experience
because they do not make transistors.
Basic I/C reliability data has been compiled by the Arinc Research
Corporation, based on field failure data of digital I/C as compared
-_ -_-_-^_,,_+_ _pnn_nt, _sed in digital anolications. The
graph of figure I summarizes their findings. The basic conclusions
are as follows:
A. The observed failure rate for digital integrated circuits is
the same as that for a single transistor used in a digital application.
B. There is no observed wear out mechanism.
C. The mean failure rate of a microelectronic computer using
3000 digital I/C (made before July, 1963) is 6 months.
D. Diodes used in digital applications are still the most re-
liable semiconductors.
Reliability data from the four manufacturers was compared to determine
the relative merits of each manufacturer. Absolute comparisons are
very difficult because the manufacturers have run most tests at high
temperatures and used varying acceleration factors. Further, the
tests have lumped widely varying circuit types and in the case of
one manufacturer (Motorola) included hybrid I/C as well as mono-
lithic I/C. Somefailures have been catastrophic, others degrada-
tion. It is not apparent that all degradation failures would cause
an equipment failure and someaccepted usint might cause equipment
failure. Thus, only a general observation will be attenpted' Most
of the reliability data lumps TO-5 and flat packages, so a separate
6
analysis of flat packages will be made. The listing below summarizes
• the available data.
Fairchild - Fairchild shows the lowest quoted failure rate, based
only on Micrologic (RTL) family - no data was available on the 930 DTL
to confirm this failure rate.
Motorola - Motorola data is based primarily on the MECL family
and also includes hybrid circuits. Data on the MC 200 DTL was not
separately available.
Texas Instruments - TI data includes all Series 51 units includ-
ing early packaging seal problems. TI also has degradation failures
which might not cause system failure.
Signetles - Signetics has experienced no failures on the SE 100
DTL at room temperature. High temperature failures, accountable
primarily to "purple plague" at the A1-Au interface give these circuits
the highest observed failure rate. Screening steps have been added to
recent unlts to reduce this problem.
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IRELIABILITY CO:_ARISONS - PACFAGE ANALYSIS
The basic flat packages made by each manufacturer were ex_%mined un@er
a high power microscope. These packages were then dissected so that
internal construction could be evaluated. Color photos were taken on
the internal details for a permanent record. All units were supplied
as representative of the manufacturer's current productions.
Motorola - The Motorola unit is an all aluminum system with a
high temperature (500°C) seal in a ceramic package. Metalization
and bonds appear to be good. Large bonding pads are spaced around
the edge of the die. The package leads are gold plated only on the
outside of the case. The package is sealed with a flat ceramic lld.
Fairchild - The Fairchild unit is also an all aluminum system
with a high temperature seal. The package is sealed at the plane
of the leads line and when opened the leads llft out rather easily.
The gold coating on the leads extends through the package, giving
rise to a possibility of a package sealing problem. The coating
material does not appear to bond firmly to the leads. Large bonding
pads are spaced around the edge of the die and metalization and bonds
appear to be good.
Texas Instruments - The TI unit is a gold-aluminum system in a
solder-sealed case (also stitch welded version). Bonds are made
directly to the narrow metalized stripes rather than to bonding pads.
The die is large and is positioned higher than the external leads,
requiring the gold leads to be bent down past the edge of the die in
e_qe_ tu mak_ contact with the external lead. Interr_l intercormec-
tions are made both by metalization and by wire bonding. In the unit
examined, two wire bonds were placed one on top of the other (wedge
bond and ball bond). Varnish is used around the bonding areas and
leads to hold them in place.
Signetics - The Signetics unit is a clear glass package sealed
with a flat kovar lid. The seal is quite good; however, the glass
case fractured instead of the seal when the unit was opened. This
indicates a possibility of internal glass strains with resultant case
fractures when exposed to thermal stress. The die of the unit was
smaller than the metal die bonding area (other circuits use the entire
metal area). The die was attached with what appeared to be gold
paste. Globs of this material were visible on the metal area and one
glob was large enough to come dangerously close to an internal lead.
None of the globs seemed to be loose. Aluminum metalization and gold
ball bonds appeared to be good. All bonds were to bonding pads
around the edge of the die.
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RELIABILITY COMPARISONS - ELECTRICAL ANALYSIS
There are three significant electrical parameters which could have
direct influence on system reliability when using integrated circuits.
These are the circuit power level, noise immunity, and design margin.
The circuits being considered are constrained to low power so no sig-
nlficant thermal problem should exist with any family.
The noise immunity (and noise generation) will be higher with these •
particular DTL families because of the larger voltage swings and
relatively higher power than the Series 51 RCTL. The digital I/C
will operahe from a separate voltage in this system which will min-
imize problems in noise generation. Thus, the DTL families should
have a net advantage.
The design mar_ins are best evidenced by the fan-out and noise immunity
characteristics. The RCTL circuits with emitter followers have the
highest fan-out, but no better noise immunity than the regular RCTL.
The Fairchild DTL circuits represent a newer circuit design and have
higher fan-out and greater specified noise immunity than the Signetics
and Motorola DTL's. The test data conducted on the program confirms
this. Somewhat more noise is generated by the faster, larger voltage
swing DTL's, but the overall design margins are better for the DTL
than for the RCTL (TI) family.
The implementation of the Decoder Logic Circuits from Table I can be
accomplished with each of the standard families. Table 4 shows the
basic circuit elements available witheach family in flat packages.
No I/C manufacturer presently makes the Shift Register Flip-Flop with
Fage !6
: . k r •
the AC Set and/or AC Reset capability. This limitation will some'_:hat
!
alter the logic design so that the DC Set-Reset terminals can be used.
The Fairchild flip-flop which has both J-K and RR-SS capability is
_r
probably the most versatile. All Fairchild elements are in 14 pin
packages; the other elements are in lO pin packages except as noted.
The larger n_mber of pins will require more volume per package, but
will generally reduce the total package count a corresponding amount,
while reducing the total number of Interconnections required.
The circuit elements were then compared with the existing 25 kc cord-
wood family. This comparison is very important because it gives the
effect of size, weight, and power with respect to the existing design.
While the size and weight improvements with I/C are obvious, the power
levels for these circuit families show little change from the 25 kc
family. This data is summarized in Table 5. The relative power
figures are taken with all circuits in the maximum power mlssipation
levels and do not represent estimated power consumed in a final system.
Numerous other options exist, such as •operating the 930 Series at ÷5V
supply which provides increased power dissipation and somewhat greater
noise immunity. The Series 51 is specified for possible operation with
a 3V supply; however_ tests indicate that noise margins are undesir-
ably low at that operating level. The 4 volt level gives minimum
power; however, if the Series 51 is operated at 6 volts, this would
eliminate the need for a 4 volts (special) logic supply.
The conclusion is that the Series 51 circuits represent the best
power, module count tradeoff. The Series 930 circuits consume ap-
proximately the same power as the cordwood circuits with the lowest
circuit count. The other logic series are less desirable either on
a circuit count or power level basis.
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TABLE 5 - DECODER COMPARISONS
Family
2_ _ Cordwood
Series 51 (TI)
Series MC200 (MOT)
Series SEIO0 (SIG)
(using new elements)
Series 930 (_HLD)
Supply Module
Voltage Count
-+6VDC 106
+6 VDC lll
*h voc lO5.
+4V, -2V 160
+4V, -2V 160
+hV, -2V 95
+h V_C 95
Relative
Power
1687 mw
1246 mw
600 mw est.
2536 mw
2536 mw
445o zw
1660 mw
Page 17
CONCLUSION AND SELECTION OF THE LOGIC F2uMILY
No one I/C family has all the desired characteristics, yet each
family will adequately meet the requirements of the I/C Decoder.
Table 6 is a final s_mmar_j of the four families. The most advantages
accrue to the Series 930 DTL family as produced by Fairchild. This
circuit family will be used for the program.
/ •
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TABLE 6 - SUmmARY OF FAMILY CHAFACTERISTICS
Parameter Rated
Series Series
Series 51 SEIO0 MC200 Series 930
Reliability (a) Statistical Data
(b) Paekage Analysis
(c) Electrical Analysis
Power Dissipation
Module Count
Interface with Discrete Detector
and Outputs
3 4 2
3 4 i
3 2 2
i 3, 4 3
2 4, 1 4
!
2
I
2
I
4 2 2 I
I. The preferred relative rating is the lowest number (!).
_. The summary- does --n°t_--_,,_=,_._÷h.+v. ....t_ various _oarameters have equal
importance.
3. Dual ratings are given Si_etics Series SEIO0 depending on whether the
new higher power circuits are used.
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APPENDIX 2
TELECOMMUNICATIONSLABORATORY
TECHNICAL MEMORANDUM
No. 3030-1-1 19 October, 1964
RELIABILITY COMPARIS_ OF THE APOLLO, UDL SYSTEM
A_D THE FROPOSED I/C UDL SYSTEM
Prepared by:
G. R. _hite
R&C Group
Approved by:
R&C Group
i.
ABSTRACT
A comparison of the reliabilities of the existing
Apollo UDL system and the proposed I/C UDL system
was made with the receiver eliminated from each
system as well as a reliability estimate of a com-
pletely redundant I/C UDL system with the receivers
eliminated.
MOTOROLA INC.
WESTERN MILITARY ELECTRONICS C_TER
A reliability comparison was madeof the Block Diagram I/C APF to UDL
and the Apollo Up Data Link (UDL). The comparison was made considering the
decoderp interface, sub-bit detector, power supply, cable assembly and connectors.
A summary of the equipment and system reliabilities utilizing Block Diagram
I/C APP to UDL is shown in Table I, for launch and orbiting environments.
The following list of assumptions and conditions were used to make
this analysis.
I. Failure rates were determined from Motorola's Special Memor_udum
No. 188, dated I July 1964,at an ambient temperature of 70"C and
calculated stress ratings except for integrated circuits which
are assumed to operate at I___ of their power rating.
2. The failure rate was constant.
3. Part failure rates account for both catastrophic and perfonm_nce
degradation failures, and include solder Joint failures associated
with each component.
4. All parts were considered in series and a failure of any part
results in system failure.
5- All parts were considered to be Hi-Rel and require screening
(burn-in).
6. An environmental use factor of lO.O was used for the launch
environment and 1.0 for the orbital environment.
7. The time duration of the launch was assumed to be one-half hour,
with an orbital mission time of 336 hours.
4
8. The receiver was eliminated from the original and proposed UDL
systems' reliability estimates.
ESTIMATEOFTFm!/CAPPTO UDL
In Tables 2 thru 5 the failure rates for the power supply, sub-hit
detector and Decoder/Interface are tabulated by modules and miscellaneous parts.
The module and part failure rates, the number of modules and part types per
subassembly are given for each module. The failure rates for the cable
assembly and connectors are given in Table 6.
The environmental use factors were applied to the failure rate totals
from Tables 2 thru 5. The resultant failure rates for each unit in its environ-
ment are given in Table I. The reliability for each unit was determined by
applying mission times for each environment to the expression:
R- exp(-kt)
where _ - the failure rate of the unit
t - mission time
The resultant reliabilities _ (orbiting reliability) and _ (launch
reliability) were multiplied to determine the mission reliability (t - 336.5 hours)
for each unit. The mission reliabilities for each unit were multiplied to
determine the system reliability of 0.994223.
COMPARISON
A comparison of the previous ApolIo/UDL reliability with the above
system follows:
UDL System (original)
I/C UDL System
Reliability (t = 336.5 Hours)
0.989390
0.994223
The reliability of the proposed I/C UDL system is higher than the
previous system due to the replacement of discrete parts with integrated cir-
cuits in the Decoder and Sub-Bit Detector. _

REDUNDANT ESTIMATE
An estimate for a manually switched redundant system was obtained by
the following expression:
)2
_edundant = I - (I- Rsyste_
Where Rsystem is the system reliability (R0 x _) for t - 336.5 hours.
_edundant " I - (I - 0.994233) 2
_edundant " 0.999966
Table 2
Power Supply
01-28282DO2
Module
Driver Module
Input Filter
Rectifier No. 1
Rectifier No. 2
Power XMFR
Power Ampl.
Astable M_
Monostable M_
Diff. Ampl.
Low Volt Dot
Low Volt Dot Fltr
Capacitor Assy
Part No. Qty
O1-27325DO2 I
O1-27329DO2 i
O1-27333DO2 I
O1-27337DO2 1
25-27341D02 1
01-27345D02 1
O1-27349DO2 i
O1-27353D02 i
OX-2735TD02 I
01-27385D02 1
01-27393D02 1
23-27383D02 I
_od_le
F.R. %/1000 Hrs
Total Module
F.P.. /lOOO
.oo41
.o745
.O791
.Ohh
.061
.0666
.oo46
.oo31
.OIOO7
.oo3o
.0242
.o216
.oo41
.0745
.0791
.O44
.061
.0666
.0046
.oo31
.OlO_
.0030
.0242
.0216
Total .3959
Sub-Bit Detector
i
Module Part No.
Integrated Circuits
Capacitor (Tant)
Phase Det DVR
Phase Det
Volt Cont OSC
Matched Filter Amp 01-27365D02
Integrate &Dump
Mode Switch/Emit-
ter Fol
i0:I0:I XMFR
Loop Filter
01-27263D02
01-27267DO2
01-27321D02
01-27369D02
01-27401D02
25-28317DO1
01-27389D02
8
i
2
2
I
i
I
I
2
I
Module
F.R. %/1000 Mrs
.002
.0006
.oo449
.00273
•01319
•00967
.0144
•0228
.030
.00531
Total Module
F.R. %/1000 Hrs
.O16
.0006
.00898
.00546
.o1319
•00967
.0144
•0228
.0600
.00531
Total .1562
iTable 4
Decoder/Interface
M_dule Total Module
Module Part No. Qty F.R. %/1000 Hrs F.R. %/1000 Hrs
Relay Sel Dvr 01-27227D02 8 .00403 .03224
Relay Set Dvr 01-27231DO2 4 .0046 .0184
ComFuterDrdver 01-27307DO2 2 .0689 .1378
IF Switches* 5 .0472 .236
i,
Integrated Circuits 120 .002 .2h
Resistor 2 .000012 .OOOO24
Capacitor 2 .000275 .00055
| , , , i i | • ,
Total .665
* Addition to present UDL for the CTE Interface
Table 5
Cable Assemblies and External Connectors
F_rt ......
T'n_ Fart No. _7.
Wiring Harness I
External Connectors 3
, , , , ,
,,• , ,
F.R. %/1000 Hrs F.R.
,, i
Total
,VlOOO_
.315 .315
.Sh .162
Total .477
APPENDIX 3
Mode Switch Design
GENERAL CONSIDERATIONS
The mode switch is to operate from a PSK modulated signal sup-
plied by either a UHF or S-band receiver. The receiver output
must be isolated at a high impedance level; transformer coupling
seems most feasible. The S-band output is transformer coupled.
To assure adequate passage of the PSK spectrum with minimal degra-
dation, the maximum allowed phase shift has arbitrarily been set
at 5 ° .
A 5 ° phase shift corresponds to a signal degradation (5) of
1
5 = 20 log = 0.172 DB
cos I0 °
The general mode switch configuration is shown in Figure A3-1.*
INPUT TRANSFORMER
The UHF signal source is specified at 1 volt rms from a 19.6K
ohm source impedance. Using a I:I transformer, the transfer
ratio
 e°l ]  SeeFioureA32
eo -I
Phase shift = arg -- = -tan
es
where R' =
R S R L
R S + R L
and RL = 6.2K as determined in the next section.
*Referenced figures will be found at the end of this Appendix.
A3-1
Then R' 19.6 x 6.2 = 4 7K ohms
19.6 + 6.2
For arg e._pq _ 5 ° at f = 250 cps,es
_L
---_ > 6 and L
R' P
minimum = 18 henries
4.7K
- 0. 232
19.6K 1 + 36
Thus the transformer mismatch results in a signal loss which
must be recovered in the mode switch amplifier•
SWITCH SELECT CIRCUITRY
The configuration for the switch select circuitry can take
many forms, but the one in Figure A3-3 was chosen because it pro-
vides excellent input isolation between channels and does not re-
quire any flow of dc through _ the input transformer. The isola-
tion was measured to be greater than 55 db.
When UHF output is desired, the mode control switch is grounded
placing a +4v on the cathode of CR2 and +0.I volt at one side of
R2. This allows CRI to conduct with approximately 230 ohms re-
sistance (taken from diode curve). The voltage at the" anode of
the diodes is approximately 2.4 volts dc which back biases CR2.
The extremely high back biased impedance of CR2 effectively
blocks any current transfer from the S-band input.
Resistor selections R2 and R3 are chosen to provide sufficient
current through CRI to bias the diode in a linear range. The re-
sistor ratio is _*^- "
..... mlned by back biasing requirements for the
alternate input. Resistor R2 represents a signal loss on the UHF
channel and must be as large as practical.
Capacitor selection for Cl has been based on minimum capacitor
physical size to obtain negligible phase shift.
A3-2
arg--e°es = tan-1 [RsXC.+ RLI
for f = 250 cps and C = 4.7 _f
r
arg e___o tan-1 [/ 6 1es .28 x 4.7 x 10 -16 x (19.6K + 4.7K) _ 0.35 °
gain change eo = 19.6K + 4.7K
19.6K + 4.7K + .16K
thus a 4.7 uf capacitor is Sufficient.
The. measured output of the switch select circuit with a 1 v
rms input on the UHF channel is 0.23 volts rms. An equivalent
output is required for S-band audio. The ratio of R9 and R10
provides a signal loss so that the output when using S-band input
is also 0.23 volts rms.
i
AMPLIFIER CIRCUITRY
The output of the mode switch drives the dual phase detector
transformer. A 1:5:5:5:5 transformer is used to step up the
12
phase detector input to 12 volts peak or 1.72 - 7.0 volts rms.
The amplifier output must then be 7.05 - 1.4 volts rms for maximum
signal. Maximum input signal is 1.2 volts rms into the mode switch;
hence maximum gain is 1.41.2 - 1.16. Mode switch gain will be designed
for 1.07 to prevent phase detector saturation under worst case
component tolerances. Amplifier input is 0.28 volts maximum;
amplifier gain is set at 4.8.
To avoid gain changes due to loading effects on the input trans-
former by the amplifier, a Darlington configuration was used.
This resulted in a minimum input impedance of 64.8K. Gain sta-
bilization is achieved by using degenerative feedback in the
form of an unbypassed emitter resistor in the inverting stage Q2
'4
A3-3
of Figure A3-4. Calculated and measured gain changes over the
temperature range of -40°C to +85°C were less than 2%. Gain varia-
tion due to limit 8 units was calculated as less than 6%.
PHASE SHIFT
Bec'ause of the rigid phase shift tolerances, capacitors were
selected to produce minimal shift. All capacitors are derated
and used at 50% or less of the nominal d-c voltage rating. A
computer analysis of the amplifier was used to plot the effect
of various capacitor sizes in the output circuitry. A 20 uf out-
put capacitor introduced 4.5 ° of phase shift at 250 cps and ap-
proximately 1 ° at IK cps. A l0 uf capacitor introduces 6° and a
5 wf introduces l0 ° of phase shift at 250 cps. Further increase
in capacitance did little to improve phase shift at 250 cps,
primarily because the transformer inductance dominated. Table
AIII-I shows the measured phase shift with temperature for the
mode switch and transformer. The current lead at high frequencies
has been attributed to distributed capacitance in the transformer
windings.
TABLE AIII-1. Mode Switch Phase Shift
250 cps 4K cps
_40°C -6 ° +1.9 °
+25°C -3 ° +3 °
+85°C -4 ° +6 °
The mode switch module has a power dissipation of 280 milli-
watts. This value could be reduced in future equipment by a
minor redesign based on a 12-v power supply.
A3-4
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Figure A3-1. Mode Switch Block Diagram
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Figure A3-2. Input Transformer Circuit
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A3-3. Switch Select Circuitry
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Figure A3-4. Amplifier Circuitry
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APPENDIX 4
List of Drawings used in the program:
•
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
13.
14.
15.
16.
17.
18.
19.
Bit Detector Module, Logic Diagram
Register 1 Module, Logic Diagram
Register 2/3 Module, Logic Diagram
RTC Set-Reset Module, Logic Diagram
Address Decoder Module, Logic Diagram
Program Control Counter Module, Logic Diagram
Programmer Module, Logic Diagram
Reset Generator Module, Logic Diagram
Output Gating Module, Logic Diagram
RTC Selection Module, Logic Diagram
Detector Timing Module, Logic Diagram
Phase Detector Driver Module, Logic Diagram
Sub-Bit Detector, Block Diagram
Interface Subassembly, Block Diagram
Voltage Regulator, Schematic Diagram
Base Wiring Assembly, Wire List
Base Pin Connection Diagram
I/C UDL Chassis Diagram
Adapter Drawer, Test Point List
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I/C UDL BASE WIRING ASSEMBLY WIRE LIST
Project 3030-1
Item
Connect Wire From
Col.
(Con) Row Pln
P8 4
P8 5
P8 11
P8 14
P8 15
I
P8 16
P8 21
P8 26
P9 2
P9 4
P9 8
P9 12
P9 14
P9 20
P9 26
I
SPECIAL INSTRUCTIONS
DR4N
DR3N
DR6
DR6N
DR3N
Signal
I
DR4
DR5
DR3
CTE Reset Gate
SEC Gate
Min Gate
Hour Gate
Day Gate
Data '1' Gate
Data '0' Gate
Date
Location
Connect Wire,T O
Col.
(Con) Row
i i
P7
P7
P7
P7
P7
P7
P7
P7
P6
P6
P6
P6
P6
P7
P7
|
Pln
20
18
15
16
25
19
17
26
25
17
16
19
18
24
23
i
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I/C UDL BASE WIRING ASSEMBLY WIRE LIST (cont)
Project 3030-1
Connect Wire From
Item
Col.
(Con) Row Pin
P6 13
P7 4
P7 5
P7 6
P7 7
P7 4
P7 10
P3 5
P3 6
P3 7
P3 11
P3
P3
P3
P3
P3
I I
SPECIAL INSTRUCTIONS
12
17
19
20
21
Date
Location
Signal
1KCN
SB
1KC
SBN
SKCN
SBSN
+28 VDC
+28 VDC
+28 VDC
Prime Pwr
Prime Pwr
Signal Grd.
+28 VDC In.
Lo Volt Det
-6 VDC
Connect Wire To
Col.
(Con) Row Pin
P4 10
P4 4
P4 9
P4 5
P4 7
TB1 23
P4 11
P4 24
P7 9
P9 9
TB1 16
TB1 19
Term• Strip
Pl 101
P6 28
P4 16
Indicates two wires at one connection
Signal ground term strip on connector P5
pins 8 to 15.
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I/C UDL BASE WIRING ASSEMBLY WIRE LIST (cont)
Project 3030-1 Date
Item
Connect Wire From
Col.
(Con) Row Pin
P3 22
P3 23
P3 24
P3 25
P3 26
P3 27
P3 32
P3 33
P3 34
P3 35
P3 37
Pl I00
Pl 99
P3 1
-6 VDC
+4 VDC
+4 VDC
+4 VDC
+4 VDC
+4 VDC
Signal
+6VDC
+6 VDC
+6 VDC
Sig Grd
+28 V in, Rtn
+28 V in, Rtn
+28 V in, Rtn
20 KCN
Location
Connect Wire To
Col.
(Con) Row Pin
P9 23
TBI 1,2,3
P4 3
P6 2
P7 29
P8 27
P4 26
P7 8
P9 27
Pl 53
Pl 100
Pl 99
Pl 98
P6 27
SPECIAL INSTRUCTIONS
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I/C UDL BASE WIRING ASSEMBLY WIRE LIST (cont)
Project 3030-1
Item
Connect Wire From
Col.
(Con) Row Pin
XFMRI 1
XFMR1 2
XFMRI 3
XFMRI 4
J2 1
TBI 8
Pl 88
TBI 5
Pl 89
TBI 6
Pl
TBI
Pl
TBI
Pl
SPECIAL INSTRUCTIONS
90
9
91
15
92
Signal
UHF CAP -
UHF Audio R
UHF Signal
UHF Stg Rtn
Sig. Grd
T1,3
T1,3
T2
T2
T4, 5
T4,5
T6
T6
T7,8
T7,8
Date
Location
Connect Wire To
Col.
(Con)
P4
Pl
P4
P4
Row Pin
19
82
13
22
Term Strip
Pl 88
P6 21
Pl 89
P6 23
Pl 90
P6 22
P1 , 91
P6 20
Pl 92
P6 24
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I/C UDL BASE. WIRING ASSEMBLY WIRE-LIST (cont)
Project 3030-1
Item
Connect Wire From
Co1.
(Con) Row Pin
TB1 18
Pl 40
TBI 21
Pl 41
TB1 24
Pl 42
TBI 17
Pl 43
TBI 27
TBI 14
Pl 32
TBI 4
Pl 56
TB1 7
Pl 36
SPECIAL INSTRUCTIONS
Signal
Comp Data '1'
Comp Data '1'
Data '1' Rtn
Data '1' Rtn
Comp Data '0'
Comp Data '0'
Data '0' Rtn
Data '0' Rtn
Chassis Grd
CTE Reset
Page
Location
Connect Wire To
ii
Col.
(Con) Row Pin
Pl 40
P9 19
Pl 41
P9 17
Pl 42
P9 25
Pl 43
P9 21
Ground Term
Pl 32
CTE Reset P9
CTE Exclt Pl '
CTE Excit P9
CTE Days Pl
CTE Days P9
3
56
10
36
13
!
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I/C UDL BASE WIRING ASSEMBLY WIRE LIST (cont)
Project 3030-1 Date
Connect Wire From
Col.
(Con) Row Pin
TBI II
Pl 35
TB1 10
Pl 34
TBI 13
Pl 33
TBI 22
TB1 25
Pl 83
TBI 26
i
Pl 69
TBI
Pl
Pl
Pl
tit
SPECIAL INSTRUCTIONS
3
1
2
3
Signal
CTE Hours
CTE Hours
CTE Mln.
CTE Min.
CTE Sec.
CTE Sec
UHF Audio
S-Band Audio
S-Band Audio
S-Band Audio
(Emerg)
S-Band Audio
(Emerg)
TLM Norm Pwr
RTC SEL 0-3
RTC SEL 4-7
RTC SEL 10-13
Location
Connect Wire To
Col.
(Con) Row Pin
l
Pl 35
P9 11
Pl 34
P9 7
Pl 33
P9 5
XFMR1 3
Pl 83
P4 18
Pl 69
P4 17
Pl 68
P8 8
P8 6
P8 3
• m,
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I/C UDL BASE WIRING ASSEMBLY WIRE LIST (cont)
Project 3030-1
Item
Connect Wire From
Col.
(Con) Row Pin
Pl 4
Pl 5
Pl 6
Pl 7
Pl 8
Pl 9
Pl I0
Pl II
Pl 12
Pl 13
Pl 14
Pl 15
Pl 16
Pl 18
Pl " " . ' 19
SPECIAL INSTRUCTIONS
Signal
RTC SEL 14-17
RTC SEL 20-23
RTC SEL 24-27
RTC SEL 30-33
RTC SEL 34-37
RTC SEL 40-43
RTC SEL 44-47
RTC SEL 50-53
RTC SEL 54-57
RTC SEL 60-63
RTC SEL 64-67
RTC SEL 70-73
RTC SEL 74-77
RTC RES 0 & 4
RTC SET 1 & 5
Date
Location
Connect Wire To
Col.
(Con) Row Pin
P8 2
P8 17
P8 18
P8 22
P8 23
P8 I0
P8 9
P8 13
P8 12
P8 20
P8 19
P8 25
P8 24
P7 11
P7 13
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I/C UDL BASE WIRING ASSEMBLY WIRE LIST (cont)
Project 3030-1
Item
Connect Wire From
Co1.
(Con) Row Pin
Pl 20
Pl 21
Pl 22
Pl 23
Pl 24
Pl 25
!Pl 26
Pl 27
Pl 28
Pl 29
Pl 30
Pl 31
Pl 38
Pl 39
SPECIAL INSTRUCTIONS
Signal
A0
A1
A2
A3
A4
A5
A6
A7
V
Reset
Preset 1
Preset 0
RTCRES 2 & 6
RTC SET 3 & 7
Date
Location
Connect Wire To
Col.
(Con) Row Pin
P6 6
P6 5
P6 4
P6 3
P6 7
P6 8
P6 11
P6 10
P7 3
P7 2
P7 22
P7 21
P7 12
P7 14
i
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I/C UDL BASE WIRING ASSEMBLY WIRE LIST (cont)
Project 3030-1
Item
Connect Wire From
Col.
(Con) Row Pin
Pl 44
Pl 45
Pl 46
Pl 47
Pl 51
Pl 52
Pl 55
Pl 62
Pl 63
Pl 64
Pl 65
Pl 66
Pl 67
Pl 84
Pl 86
SPECIAL INSTRUCTIONS
Signal
Pace 'I'
Pace 'I' Rtn
Pace '0'
Pace '0' Rtn
UTEL SW
UTEL SW Rtn
Sig Grd
CTE Rtn
Chassis Grd
Chassis Grd
Chassis Grd
Chassis Grd
Chassis Grd
Chassis Grd
S-Band Audio R.
Mode Switch
Date
Location
Connect Wire To
Col.
(Con) Row Pin
P9 16
P9 18
P9 24
P9 22
P6 26
Term Strip
P9 15
Pl 63
Pl 64
Pl 65
Pl 66
Pl 67
Ground Term
P4 20
P4 6
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I/C UDL BASE WIRING ASSEMBLY WIRE LIST (cont)
Project 3030-1
Item
I
Connect Wire From
Col.
(Con) Row Pin
Pl 87
Pl 93
Pl 81
P4 8
P5 8
P6 9
P7 28
P8 7
P9 6
SPECIAL INSTRUCTIONS
I II
Signal
Mode Sw. Rtn
Telem Rtn (Sig Grd)
UHF Audio
Sig Grd
Sig Grd
Sig Grd
Sig Grd
Sig Grd
Sig Grd
Date
Location
Connect Wire To
d61. '......
(Con) Row Pin
P4 9.1
Term Strip
P4 25
Term Strip
Term Strip
Term Strip
Term Strip
Term Strip
Term Strip
|
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Chassis Diagram
VOLTAGE
REGULATOR
DETECTOR
DECODER
INTERFACE
5318-Io
,%
t
A4-28
° I/C UDL ADAPTER DRAWER TEST POINT LIST
FROM
J2-1
2
3
4
5
6
7
i0
11
12
13
14
15
16
18
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
TEST POINT
TPI
TP2
TP3
TP4
TP5
TP6
TP7
TP8
TP9
TPI0
TPII
TPI2
TPI3
TP14
TP15
TP16
TPI7
TP18
TP19
TP20
TP21
TP22
TP23
TP24
TP25
TP26
TP27
TP28
TP29
TP30
REMARKS
UDL Signal Ground
TLM Normallzed PWR. T.P.
Validity Bit 1 and 3 T.P.
Validity Bit 2 T.P.
Validity Bit 4 and 5 T.P.
Validity Bit 6 T.P.
Validity Bit 7 and 8 T.P.
Rcvr. Sig. Strength (No. Conn.)
Rcvr. Sig. Strength RTN (No. Conn.)
Apollo Guid. Comp. Data I T.P.
Apollo Guid. Comp. Data 1 RTN T.P.
Apollo Guid. Comp. Data 0 T.P.
Apollo Guid. Comp. Data 0 RTN T.P.
Box Ident - Chassis GRD.
Box Ident - Chassis GRD.
Box Ident - Open
CTE Reset T.P.
CTE Excitation T.P.
CTE Days T.P.
CTE Hours T.P.
CTE Minutes T.P.
CTE Seconds T.P.
Box Ident - Open
BOx Ident - Chassis GRD.
Prime Power (+28 VDC) T.P.
Prime Power RTN T.P.
UHF Audio T.P.
S-Band Audio T.P.
Sub-Bit Detector Audio T.P.
Sub-Bits T.P.
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FROM
J8-8
J9-21
J9-25
J9-17
J9-19
J6-26
J9-10
J9-13
J9-11
J9-7
J9-5
J9-3
JT-11
J6-10
J6-7
J6-11
J6-8
J7-15
J7-17
J7-19
J7-26
J7-3
J7-2
J6-3
J6-4
J6-5
J6-6
J6-24
J6-20
J6-21
J6-22
J6-23
J7-22
TEST POINT
TP31
TP32
TP33
TP34
TP35
TP36
TP37.
TP38
TP39
TP40
TP41
TP42
TP43
TP44
TP45
TP46
TP47
TP48
TP49
TP50
TP51
TP52
TP53
TP54
TP55
TP56
TP57
TP58
TP59
TP60
TP61
TP62
TP63
REMARKS
RTC Selection 0 - 3
Data "0" RTN
Data "0"
Data "I" RTN
Data "1"
UTEL Switch
CTE Excitation
CTE Days
CTE Hours
CTE Minutes
CTE Seconds
CTE Reset
Reset X0 and X4
A7
A4
A6
A5
DR6
DR5
DR4
DR3
V
Reset
A3
A2
A1
A0
T7,8
T6
T1
T4,5
T2
DRS
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FROM
J7-21
J4-11
J4-6
J4-9
J4-7
J4-4
J4-18
XFMR-P3
XFMR-P2
J4-17
J4-19
J4-25
J4-8
J3-11
J3-12
J3-20
J3-29
J3-13
J3-10
J3-9
J3-8
J3-2
J3-1
J3-28
J3-32
J3-22
J3-5
J3-25
TEST POINT
TP64
TP65
TP66
TP67
TP68
TP69
TP70
TP71
TP72
TP73
TP74
TP75
TP76
TP77
TP78
TP79
TP80
TP81
TP82
TP83
TP84
TP85
TP86
TP87
TP88
TP89
TP90
TPgl
TP92
TP93
TP94
TP95
TP96
REMARKS
DRC
SBSN
Mode Switch
1 KC
2 KCN
Sub-Bit s
S-Band Audio
UHF Signal
UHF Audio RTN
Emergency Audio
UHF Cap.
UHF Audio
Signal Ground
Prime Power T.P.
Prime Power RTN T.P.
Low Voltage Det.
Voltage Trim (Diff. Amp.) T.P.
+15 VDC T.P.
ASMV T.P.
PWR Driver T.P.
MSMV T.P.
PWR AMP T.P.
20 KC N
+4 VDC
+6 VDC
-6 VDC
+28 VDC
Signal Ground
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